



CONCEPT, NOT FOR FABRICATION

REV	DESCRIPTION	DATE	BY
P1	Preliminary GA for TRL 3 (from cad/src/model.py)	2026-09-25	AC




TOP VIEW
Scale 1:5



FRONT VIEW
Scale 1:5

RIGHT VIEW
Scale 1:5



ISOMETRIC VIEW
Not to scale

MAIN DIMENSIONS AND INTERFACES (MM)

TS35 x 7.5 rail, 320 long; module pitch 17.5
13 terminals and 3.15 A T fuse | 3, 4 enclosure 9 mod | 10 DC-DC 2 mod | 11, 12 UPS 4 mod
Enclosure 157.5 x 90 x 60 above the rail; top 67.5 above the plate
Vents 640 mm² low and high, 42 apart (TWK-CAL-001 F)
5 board 85 x 56 on 6 standoffs; 7 HAT on 40-pin header
Input 9 to 30 V DC, 12 V nominal; 6.4 W average, 20.6 W peak
Pack 12.8 V, 1.5 Ah LiFePO₄ with BMS, inside the UPS module
Plate 360 x 180 x 6; omit in a cabinet
Third-angle; front view from -Y; X along the rail

TWINKIT

General arrangement, edge gateway

DRAWING NO. TWK-DWG-001			REV P1	SHEET 1 of 1	SIZE ANSI B
SCALE 1:5	UNITS mm	PROJECTION 	DATE 2026-09-25		DRAWN Amish Chadha
MATERIAL / NOTES Bought-in DIN modules per bom/bom.csv. PRELIMINARY, NOT FOR FABRICATION					
Licensed CERN-OHL-S-2.0 · Open Hardware Portfolio · amishchadha.com				Generated from cad/src; do not edit by hand	