

Faculty of Engineering Ain Shams University

Computer and Systems Engineering Department Computer Organization (2)

Project Name	MIPS Simulator				
Description	MIPS Processor simulator designed to simulate a big variety of assembly code instructions on the run.				
Languages	Verilog and Python				
	Group (3)				
Students	Boula Nashat	33779			
Statement	Peter Rateb	33757			
	Beshoy Anwar 33758				
	Mennat'allah Mohamed 33907				
Presented to	Eng. Ahmed Fathy				
Date	4/12/2017				

Table of Content:

Introduction and objective	
Used MIPS architecture	
Pipeline registers	5
Memory and registers assumptions	6
Implemented data hazard fixing units	
Supported instructions	
Used tests	9
Simulator outputs	13
Xilinx Synthesis reports	24
Used libraries	


Introduction:

The simulator is a tool to simulate any given assembly code using an implemented MIPS processor architecture that supports pipe-lining and forwarding.

Objectives:

To simulate a big variety of assembly instructions, simulate it right, fast and efficient.

Used MIPS Architecture:



Pipeline Registers:

How pipeline registers was implemented.

IF/ID	Register
Instruction	PC Output
32 bits	32 bits

ID/EXE Register										
	Control Signals						Sign	Read Data 2	Read Data 1	Instruction
RegDst	Mem Read	Mem to Reg	ALU Operation	Mem Write	ALU Src	Reg Write	Extended Output			
1 bit	1 bit	1 bit	2 bits	1 bit	1 bit	1 bit	32 bits	32 bits	32 bits	32 bits

EXE/MEM Register								
Control Signals			Overflow Flag	Zero Flag	Write Reg	Read Data 2	Result of ALU	
Reg Write	Mem Write	Mem to Reg	Mem Read					
1 bit	1 bit	1 bit	1 bit	1 bit	1 bit	5 bits	32 bits	32 bits

		MEM/WB Register	r	
	Control Signals			
Mem to Reg	ALU Result	Reg Write	Write Reg	Mem Read
1 bit	32 bits	1 bit	5 bits	32 bits

Memory and Registers Assumptions:

- ➤ Instruction memory contains 1024 32-bits-long registers.
- ➤ Register file contains 32 32-bits-long registers.
- ➤ Data memory contains 1024 32-bits-long registers.
- ➤ Register file writing happens in the first half cycle of the clock (posedge) and reading from it happens in the second half cycle of the clock (negedge).

Implemented Data Hazards Fixes:

This is a list of all implemented forwarding list

Hazard Detection Unit

Memory to Instruction Decoding forwarding

Execution to Instruction Decoding forwarding

Memory to Execution forwarding

Execution to Execution forwarding

Memory to Memory forwarding

Implemented Control Hazards Fixes:

Static not taken prediction and stalling if predict is miss

Supported Instructions:

This is a list of all supported MIPS instructions:

	add
	sub
	or
D	and
R	nor
	sll
	srl
	slt
	beq
I	SW
	lw
	ori
	addi

Used Tests:

This is a list of some of the tests conducted to make sure the simulator is working perfectly.

Trivial Test \$s3, \$zero, 18

addi \$s3, \$zero, 18 sw \$zero, 4(\$zero) ori \$s4, \$zero, 16 nor \$s5, \$zero, \$s3 or \$s3, \$zero, \$s3 lw \$s6, 4(\$zero) slt \$t8, \$s5, \$s4 sll \$t2, \$s4, 2 srl \$t3, \$s3, 1

20130012 ac000004 34140010 0013a827 00139825 8c160004 02b4c02a 00145080

00135842

Expected Output

\$s3 = 18 mem4 = 0 \$s4 = 16 \$s5 = -19 \$s3 = 18 \$s6 = 0 \$t8 = 1 \$t2 = 64 \$t3 = 9

1 stall and EX to ID forwarding

addi \$\$0, \$zero, 10 addi \$\$3, \$zero, 5 addi \$\$4, \$zero, 5 beq \$\$3, \$\$4, L1 add \$\$0, \$\$0, \$\$3 L1: sub \$\$0, \$\$0, \$\$3

2010000a 20130005 20140005 12930001 02138020 02138022

Expected Output

\$s0 = 10 \$s3 = 5 \$s4 = 5\$s0 = 5

Exe to Exe forwarding

sw \$zero, 8(\$zero) addi \$s3, \$zero, 9 add \$s2, \$zero, \$zero and \$s6, \$s2, \$s3 lw \$t1, 8(\$s6) ac000008 20130009 00009020 0253b024 8ec90008

Expected Output

mem8 = 0 \$s3 = 9 \$s2 = 0 \$s6 = 0\$t1 = 0

Mem to Exe forwarding

addi \$s2, \$zero, 9 add \$t5, \$zero, \$zero sw \$zero, 4(\$t5) lw \$s5, 4(\$t5) addi \$s6, \$zero, 16 sw \$s2, 8(\$s5) 20120009 00006820 ada00004 8db50004 20160010 aeb20008

Expected Output

\$s2 = 9 \$t5 = 0 mem4 = 0 \$s5 = 0 \$s6 = 16mem8 = 9

Mem to Mem forwarding

addi \$s3, \$zero, 4
sw \$s3, 4(\$zero)
lw \$s5, 4(\$zero)
sw \$s5, 8(\$zero)

20130004 ac130004 8c150004 ac150008

Expected Output

```
$s3 = 4

mem4 = 4

$s5 = 4

mem8 = 4
```

Exe to Mem and Exe to Exe

addi \$s0, \$zero, 0
addi \$s1, \$zero, 1
addi \$s2, \$zero, 2
addi \$s3, \$zero, 3
sub \$s1, \$s1, \$zero
add \$s1, \$s1, \$s2
sll \$s1, \$s1, 2

20100000
20110001
20120002
20130003
02208822
02328820
00118880

Expected Output

-	-	
\$s0 = 0		
\$s1 = 1		
\$s2 = 2		
\$s3 = 3		
\$s1 = 1		
\$s1 = 3		
\$s1 = 12		

Hazard Detection and Mem to Exe

sw \$zero, 4(\$zero)
addi \$t3, \$zero, 15
lw \$s5, 4(\$zero)
add \$s3, \$s5, \$s5

ac000004
200b000f
8c150004
02b59820

Expected Output

$$mem4 = 0$$

 $$t3 = 15$
 $$s5 = 0$
 $$s3 = 0$

Stall before branch(lw case) and not taken

sw \$zero, 4(\$zero)
addi \$t2, \$zero, 26
addi \$t3, \$zero, -26
lw \$s3, 4(\$zero)
beq \$s3, \$t2, L
addi \$t2, \$t2, 26
L: addi \$t2, \$t2, -26

Expected Output

mem4 = 0

$$$t2 = 26$$

 $$t3 = -26$
 $$s3 = 0$
 $$t2 = 52$
 $$t2 = 26$

Stall before branch(R format) And taken branch

addi \$t2, \$zero, 25 add \$t1, \$zero, \$zero beq \$t1, \$t2, L sub \$s3, \$t2, \$t1 L: add \$s3, \$t2, \$t2 200a0019 00004820 11490001 01499822 014a9820

Expected Output

\$t2 = 25 \$t1 = 0 \$s3 = 25\$s3 = 50

Branch taken

addi \$t2, \$zero, 112 addi \$t1, \$zero, 112 and \$s0, \$zero, \$zero beq \$t1, \$t2, L add \$s0, \$t2, \$t1 L: sub \$s0, \$t2, \$t1

Expected Output

\$t2 = 112 \$t1 = 112 \$s0 = 0\$s0 = 0


El wa7sh test addi \$t1,\$0,8 addi \$t0,\$0,8 //ALU to ALu forwarding(rs) addi \$\$1,\$0,28 ori \$s2,\$s1,30 //ALU to ALu forwarding(rt) srl \$s3,\$s1,1 sw \$s3,0(\$t0) sw \$s2,4(\$t0) //Mem to Mem forwarding lw \$s4,4(\$t0) sw \$s4,12(\$t0) // 1 stall before branch , not taken branch, exe to decode forwarding add \$s4,\$s1,\$t0 beq \$s4,\$s1,label1 sub \$s4,\$0,\$0 label1: sll \$s4,\$t0,2 sw \$t0,14(\$t1) // 2stall before branch . taken branch lw \$t1,14(\$t1) beq \$t1,\$t0,label2 addi \$s5,\$0,236 addi \$s6,\$0,326 //ALU to ALU forwarding (rs) label2: addi \$t1,\$0,16 sw \$t0,15(\$t1) slt \$t3,\$t1,\$t0 //Mem to ALU forwarding (rs) lw \$s6,4(\$t0) addi \$t5,\$0,5 sw \$t3,8(\$s6)

20090008 20080008 2011001c 3632001e 00119842 ad130000 ad120004 8d140004 ad14000c 0228a020 12340001 0000a022 0008a080 ad28000e 8d29000e 11090002 201500ec 20160146 20090010 ad28000f 0128582a 8d160004 200d0005 aecb0008


Expected Output \$t1 = 8\$t0 = 8\$s1 = 28\$s2 = 30\$s3 = 14mem8 = 14mem 12 = 30\$s4 = 30mem20 = 30\$s4 = 36\$s4 = 0\$s4 = 32mem22 = 8\$t1 = 8\$t1 = 16mem31 = 8\$t3 = 0\$s6 = 30\$t5 = 5mem38 = 0

Simulator Outputs:


1. Trivial test.




2. 1 stall and EX to ID Forwarding




3. Exe to Exe Forwarding




4. Mem to Exe forwarding




5. Mem to Mem forwarding




6. Exe to Mem and Exe to Exe




7. Hazard Detection and Mem to Exe




8. Stall before branch




9. Stall before branch (R-format)




10.Branch taken



11.El wa7sh test









```
St1
       =
$t1
       =
              16
mem 31 =
               8
$t3
              0
$s6
       =
              30
$t5
              5
mem 38 =
Simulating Successful
Simulating Successful
```

Xilinx Synthesis reports:


1. Instruction Fetch Stage:




2. Decode and Write Back Stages:




3. Execution Stage:



4. Memory Stage:



5. MIPS Processor



This is a lis	st of all open	-source used	libraries	
Icar		npiler and simu	lator	
	Python t	tkthemes		