Bowdoin


x86-64 Basics



CSCI 2330

Computer Science Stephen Houser

From C to Executable Code



Instruction Classes

- Data Movement (Accessing Information)
- Arithmetic and Logic Operations
- Control and Conditions
- Procedures

Bowdoin

MOV



Accessing Information (Data Movement)

Computer Science Stephen Houser


MOV

mov__ source, destination


Source and destination can be...

- Immediate; \$0×03, \$-2, ...
- Register; %rbp, %eax, ...
- Memory; 0×500, -3(%rax, %rbp, 2), ...

Assembly View of the Machine



x86-64 Integer Registers



x86-64 Virtual Registers

64-Bit Register	Lowest 32 Bits	Lowest 16 Bits	Lowest 8 Bits	
%rax	%eax	%ax	%al	
%rbx	%ebx	%bx	%bl	
%rcx	%ecx	%ecx %cx %c		
%rdx	%edx	%dx %dl		
%rsi	%esi	%si %sil		
%rdi	%edi	%di %dil		
%rbp	%ebp	%ebp %bp %bpl		
%rsp	%esp	%esp %sp %spl		
%r8	%r8d	%r8d %r8w %r8b		
%r9	%r9d	%r9d %r9w %r9b		
%r10	%r10d	%r10w %r10b		
%r11	%r11d	%r11d %r11w %r11b		
%r12	%r12d	d %r12w %r12b		
%r13	%r13d	%r13w %r13b		
%r14	%r14d	%r14w %r14b		
%r15	%r15d	%r15w %r15b		

Data Size Suffixes

Suffix	Size	Description	
b	8 bits	byte	
W	16 bits	word (historical)	
l	32 bits	long word	
q	64 bits	quad word	

Operand Combinations

```
Source Dest Src, Dest
             C Analog
```

Exercise

"Copy K bytes from [val N/addr N/reg N] to [addr M/reg M]"

```
movq %rax, %rbx
1.
2.
          movw %ax, %bx
          movq $5, %rcx
3.
         movq \$-12, (%rcx)
4.
5.
         movl $0×FF, %eax
         movb %al, (%rbx)
6.
7.
          movl 5, %eax
8.
          movw %ax, 30
9.
         movl (%rax), %ebx
         movb $1, (%rdx)
10.
```

Some Notes about MOV

- Cannot have both operands be memory
 e.g. mov (%rbx),(%rax) is not allowed.
- Base and index registers must be 64-bit in movxx I(%base, %index, scale)
- movl src, %reg will set high order bytes to 0×000000
- movz.. and movs.. extend with zero or sign bit. e.g. movzbw \$0×01, %eax

Procedure Call Registers

Return	%rax	%eax	%r8	%r8d	Arg 5
	%rbx	%ebx	%r9	%r9d	Arg 6
Arg 4	%rcx	%ecx	%r10	%r10d	
Arg 3	%rdx	%edx	%r11	%r11d	
Arg 2	%rsi	esi	%r12	%r12d	
Arg 1	%rdi	%edi	%r13	%r13d	
Stack ptr	%rsp	%esp	%r14	%r14d	
	%rbp	%ebp	%r15	%r15d	


Addressing Example

```
void swap(long *xp, long *yp) {
  long t0 = *xp;
  long t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```

```
swap:
  movq (%rdi), %rax
  movq (%rsi), %rdx
  movq %rdx, (%rdi)
  movq %rax, (%rsi)
  ret
```

Understanding Swap

```
void swap
    (long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```



Register	Value
%rdi	хр
%rsi	ур
%rax	t0
%rdx	t1

```
swap:
movq
movq
movq
ret
```

```
movq (%rdi), %rax # t0 = *xp

movq (%rsi), %rdx # t1 = *yp

movq %rdx, (%rdi) # *xp = t1

movq %rax, (%rsi) # *yp = t0
```

Problem 3.5 - what is the C code?

```
# void decode(lint *xp, long *yp, long *zp)
# *xp in %rdi, yp %rsi, zp %dx
movq (%rdi), %r8
movq (%rsi), %rcx
movq (%rdx), %rax
movq %r8, (%rsi)
movq %rcx, (%rdx)
movq %rax, (%rdi)
ret
```

General Memory Addressing

• General Form:

```
D(Rb,Ri,S) Mem[D + Reg[Rb]+S*Reg[Ri]]
```

• **D** Constant "displacement"

```
• Rb Base register Special Cases:
```

• Ri Index register (Rb) Mem[Reg[rb]]

• s Scale constant: 1, (1, b), or 8 Mem[D + Reg[rb]]

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[D + Reg[Rb]+Reg[Ri]]

(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]

Arithmetic Operations

```
incq
         Dest
                          Dest = Dest + 1
decq
         Dest
                          Dest = Dest - 1
                          Dest = -Dest
negq
         Dest
notq
         Dest
                          Dest = ~Dest
addq
         Src, Dest
                          Dest = Dest + Src
                          Dest = Dest - Src
subq
         Src, Dest
imulq
         Src, Dest
                          Dest = Dest * Src
                                                Arithmetic Right Shift
         Src, Dest
                          Dest = Dest >> Src
sarq
                                                 Logical Right Shift
shrq
         Src, Dest
                          Dest = Dest >> Src
         Src, Dest
                                                Also called SHLQ
salq
                          Dest = Dest << Src
                          Dest = Dest ^ Src
         Src, Dest
xorq
andq
         Src, Dest
                          Dest = Dest & Src
                          Dest = Dest | Src
         Src, Dest
orq
```

```
leaq Src,Dest Dest = Src (as expr) Not a memory access
```

Unary Operators

Arithmetic Operators

```
ADD Src, Dest Dest = Src + Dest

SUB Src, Dest Dest = Dest - Src **

IMUL Dest Dest = Src * Dest

LEAQ Src, Dest Dest = I(Ri, Rb, s)

"load effective address"
```

Logical Operators

```
AND Src, Dest Dest = Src & Dest OR Src, Dest Dest = Dest | Src XOR Src, Dest Dest = Src ^ Dest
```

Shift Operators

```
SHL k, Dest Dest = Dest << k
SAL k, Dest Dest = Dest << k (same)

SHR Src, Dest Dest = Dest >> k
SAR Src, Dest Dest = Dest >> k (sign)
```

Arithmetic Example

$(x,y,z) \rightarrow (%rdi, %rsi, %rdx)$

```
long arith
(long x, long y, long z)
{
  long t1 = x+y;
  long t2 = z+t1;
  long t3 = x+4;
  long t4 = y * 48;
  long t5 = t3 + t4;
  long rval = t2 * t5;
  return rval;
}
```

```
arith:
  leaq (%rdi,%rsi), %rax
  addq %rdx, %rax
  leaq (%rsi,%rsi,2), %rdx
  salq $4, %rdx
  leaq 4(%rdi,%rdx), %rcx
  imulq %rcx, %rax
  ret
```