#### 中山大学软件学院 2010级软件工程专业(2011学年春季学期)

# 《计算机组成原理与接口技术》期末考试试卷(A)

(考试形式: 闭卷 考试时间:2小时)



## 《中山大学授予学士学位工作细则》第六条

### 考试作弊不授予学士学位

方向:	· 姓名:	学号:		成绩:	
出卷:	邓革、李国桢		审核:		
注意:	答案一定要写在答题纸上,	写在本试卷中不经	合分。本试	港要和答卷-	一起交回。
Part	I Choose the best answer	from the choice	es. (2 poi	ints for eac	ch question,
point	as total)				
_	n register indirect addres	ssing, the opera	nd value	is located	in ( )
Α.	Register B. Instruc				
					unter
2. Wr	nich condition can not res	sult in the pipe	line conf	lict.	
Α.	bypass data	B. resource o	onflict		
C. c	lata dependency	D. conditiona	1 branch	statements	
3. Wh	nich register is visible t	o assemble lang	uage prog	rammer?	
Α.	Memory address register	B. Progra	m counter		
C.	Memory data register	D. Instru	ction reg	ister	
4. Co	omputer organization is a . physics B. log	_		_	tation。 . simulate
5. Wh	nich statement about RISC/	CISC is not cor	rect?		
Α.	Most RISC instructions a	are executed wit	h one clo	ck cycle.	
В.	CISC architecture has ma	any instructions	and many	addressing	modes.
C.	A CPU of RISC architectu	re has a large	number of	registers.	
D.	In CISC, they are implement	nented using the	hardwire	method.	
6. Wh	nich one is the purpose of	cache?			
P	A. Speed up the memory a	ccess I	B. Expand	the size of	e memory
(	C. Add the number of registe	ers in CPU I	). Easy to	store data o	or instructio

7. Which inst	ruction is wrong?	( )					
A. MOV AL	, [DI] B. OU	UT DX, AL					
C. MOV [DI	D. MO	OV DI, BX					
8. A byte is b	eing transferred o	n the DO-D7 data bus from an even-address location,					
the status of	AO and BHE are	( )					
A. A0=0, B	SHE=0 B. A0=0	0, BHE=1 C. A0=1, BHE=0 D. A0=1, BHE=1					
9. DATA1 DB	5 DUP ( 0, FFH,	2 DUP ( 1, 0, 0)) , the size of DATA1 is ( $$ ) .					
A. 40	В. 20	C. 13 D. 35					
10. For a spe	cial RAM chip, the	e organization is 1024 x 16, the total number of					
address pins	and data pins is	( ).					
A. 14	В. 26	C. 25 D. 16					
Part II True	or Fault (1 poir	nts for each question, 10 points total)					
1. Control memory to hold all the data and procedures. ( )							
2. An arithmetic right shift to maintain the highest unchanged, but the logical right							
shift the hig	hest complement of	f 0. ( )					
3. Port and ir	nterfaces have the	same concepts, both can be implemented in the same					
way. ( )							
4. In instruction-level pipelining, all hardware units have common control logic.							
( )							
5. The main parts of CPU are ALU, Register and Control unit. ( )							
$\delta$ . To ensure the integrity of the contents of ROM, the parity bit is used . ( )							
7. No bus can serve two masters at the same time. ( )							
8. In 8086,	physical address	is the 20-bit address, logical address can be					
consists of 1	6-bit segment valu	ue, and 16-bit offset address . ( )					
9. CISC is co	mplete instruction	n set computer. ( )					
10. Accessing cache memory by CPU is faster than accessing main memory or register.							
( )							

Part III Answer the following questions. (22 points)

1. (5 points) Find the INT type number assigned to IRO and IR7 if IR3 is assigned

INT 1BH.

- 2. (5 points) Give variables that affect the bus bandwidth.
- 3. (5points) Which control signal is activated during the memory read cycle? Which control signal is activated during the I/O write cycle?
- 4. (7 points) Express the following number in IEEE 754 32-bit floating-point format. 1664.75

Part IV Write a program to find the numbers of one in a 16-bit word stored in DS:0200H and DS:0201H. (10 points)

Part V The following program contains some errors. Fix the errors and make the program run correctly. (8 points)

```
TITLE Transfers of 6 bytes of data

.MODEL SMALL

.STACK 32

.DATA

ORG 10H

DATA_IN DB 25H, 4FH, 85H, FAH, 2BH, C4H

ORG 28H

COPY DB 6 DUP(?)

.CODE
```

MAIN: PROC FAR

MOV AX, DATA

MOV DS, AX

CALL START

MOV AH, 4CH

INT 21H

**ENDP** 

START PROC

MOV SI, offset DATA\_IN

```
MOV DI, offset COPY
MOV CX, 06H
LOOP1 MOV [DI], [SI]
INC SI
INC DI
DEC CX
JNZ LOOP1
```

START ENDP

END START

Part VI Suppose the fetch-decode-execute cycle can be broken into the five "mini-steps", fetch (IF) and decoding (ID), execute (EX), memory (MEM) Writebacks (WB), a total of 12 instructions entered the pipeline.

- 1. Show the space-time diagram assuming the clock time is 100ns.
- 2. Calculate the throughput rate and speedup ratio. (10 points)

Part VII Suppose that CPU has 16-bit address pins and 8-bit data pins, access the memory when  $\overline{MREQ}$  is active low,  $\overline{WR}$  is control signal (low for writing/ high for reading). Using this CPU and RAM (1K x 4, 2K x 8, 4K x 8), ROM (2K x 8, 4K x 4, 8K x 8), 74LS138, and several logic gates to build the system satisfy the following requests:

The first 4K is set aside for system program;

4096~16383 is set aside for user program.


Which chip and how many chips will be used to build the system? Show the diagram.

(10 points)

Part VIII Write a program in Assembly language to get a byte of data from PA of 8255, convert it to ASCII bytes, and store in registers CL, AH, and AL. The port address of PA is 310H. For example, an input of FFH will show as 255. (Note: FF in

### Appendix

#### 8255Control word



74LS138

