# 计算机组成原理·实验3报告

计01 容逸朗 2020010869

### 实验过程

#### 控制器

#### 接口设计

```
module controller (
 2
       input wire clk,
 3
       input wire reset,
 4
 5
       // 连接寄存器堆模块的信号
 6
       output reg [4:0] rf_raddr_a,
 7
       input wire [15:0] rf_rdata_a,
8
       output reg [4:0] rf_raddr_b,
9
       input wire [15:0] rf_rdata_b,
10
       output reg [4:0] rf_waddr,
11
       output reg [15:0] rf_wdata,
12
       output reg rf_wen,
13
       // 连接 ALU 模块的信号
14
15
       output reg [15:0] alu_a,
16
       output reg [15:0] alu_b,
17
       output reg [ 3:0] alu_op,
18
       input wire [15:0] alu_y,
19
20
       // 控制信号
                        step, // 用户按键状态脉冲
21
       input wire
22
       input wire [31:0] dip_sw, // 32 位拨码开关状态
23
       output reg [15:0] leds
24
   1);
```

#### 思路

本次实验中,我采用三段式状态机实现控制器,第一段的状态机用于检查重置信号和状态跳转:

```
always_ff @(posedge clk) begin
if (reset) begin
cur_state <= ST_INIT;
end else begin
cur_state <= next_state;
end
end
end</pre>
```

#### 第二段是组合逻辑,用于设置下一时钟跳变时状态机的状态:

```
1
    always_comb begin
2
        next_state = ST_INIT;
 3
        case (cur_state)
 4
          ST_INIT: begin
 5
            if (step) begin
              next_state = ST_DECODE;
 6
7
            end else begin
8
              next_state = ST_INIT;
9
            end
10
          end
11
12
          ST_DECODE: begin
13
            if (is_rtype) begin
14
              next_state = ST_CALC;
15
            end else if (is_peek) begin
16
              next_state = ST_READ_REG;
17
            end else if (is_poke) begin
18
              next_state = ST_WRITE_REG;
19
            end else begin
20
              next_state = ST_INIT;
21
            end
22
          end
23
24
          // 其他状态同理,此处省略之。
25
26
        endcase
27
      end
```

#### 最后一段状态机是时序逻辑,主要负责寄存器与 ALU 的数据交换:

```
1
    always_ff @(posedge clk) begin
2
        if (reset) begin
3
          inst_reg <= 32'b0;
 4
          leds <= 32'b0;
 5
          rf_wen <= 1'b0;
 6
        end else begin
7
          case (cur_state)
8
9
            ST_DECODE: begin
10
              if (is_rtype) begin
```

```
11
                rf_raddr_a <= rs1;
                rf_raddr_b <= rs2;
12
13
                rf_wen <= 1'b0;
              end else if (is_peek) begin
14
15
                rf_raddr_a <= rd;
                rf_wen <= 1'b0;
16
              end else if (is_poke) begin
17
18
                rf_waddr <= rd;
19
                rf_wdata <= imm;
20
                rf_wen <= 1'b1;
21
              end
22
            end
23
24
            ST_CALC: begin
25
              // TODO: 将数据交给 ALU,并从 ALU 获取结果
26
              alu_a <= rf_rdata_a;</pre>
27
              alu_b <= rf_rdata_b;</pre>
              alu_op <= opcode;
28
29
            end
30
            ST_WRITE_REG: begin
31
32
              // TODO: 将结果存入寄存器
33
              rf_wen <= 1'b1;
34
              rf_waddr <= rd;
35
              if (is_rtype) begin
                rf_wdata <= alu_y;
36
37
              end else begin
                rf_wdata <= imm;
38
39
              end
40
            end
41
42
            // 其他状态同理,此处省略之。
43
44
          endcase
45
        end
46
      end
```

#### **ALU**

#### 接口设计

```
1 module alu(
2   input reg [15:0] a,
3   input reg [15:0] b,
4   input reg [ 3:0] op,
5   output wire [15:0] y
6 );
```

#### 思路

由于 ALU 不涉及寄存器堆的操作,因此计算完成后可以立刻反回值,故利用组合逻辑完成此模块的设计:

```
reg [15:0] result;
 2
 3
   always_comb begin
     case (op)
 4
 5
        4'b0001: result = a + b;
        4'b0010: result = a - b;
 6
 7
        4'b0011: result = a & b;
8
        4'b0100: result = a | b;
9
        4'b0101: result = a ^ b;
        4'b0110: result = ~a;
10
11
        4'b0111: result = a << (b & 15);
12
        4'b1000: result = a >> (b & 15);
13
        4'b1001: result = $signed(a) >>> (b & 15);
14
        4'b1010: result = (a << (b & 15)) + (a >> (16 - (b & 15)));
15
        default: result = 16'b0;
16
      endcase
17
   end
18
19 assign y = result;
```

#### 寄存器堆

#### 接口设计

```
module register_file(
2
       input wire clk,
3
       input wire reset,
4
 5
       // 连接寄存器堆模块的信号
6
       input reg [ 4:0] raddr_a,
7
       output wire [15:0] rdata_a,
8
       input reg [ 4:0] raddr_b,
9
       output wire [15:0] rdata_b,
10
       input reg [ 4:0] waddr,
       input reg [15:0] wdata,
11
12
       input reg
                          wen
13
   );
```

#### 思路

为了避免寄存器数据在计算时被复盖,因此写入寄存器时需要等待时钟正跳变时才能写入。由于数据不会突然跳变,所以我们可以直接读取寄存器而不需等待时钟跳变,即:

```
1 | logic [15:0] register [31:0];
2
```

```
3
      always_ff @(posedge clk) begin
 4
        if (reset) begin
 5
           register <= '{default:0};</pre>
        end else begin
 6
 7
           if (wen && waddr \neq 0) begin
             register[waddr] <= wdata;</pre>
 8
 9
           end
10
        end
11
      end
12
13
      assign rdata_a = register[raddr_a];
14
      assign rdata_b = register[raddr_b];
```


### 仿真

#### Type-I

首先把 32 个寄存器随意放入值并检查之:

```
for (int i = 1; i < 32; i = i + 1) begin
2
      #100;
      rd = i; // only lower 5 bits
3
      imm = \$urandom\_range(0, 65536);
4
 5
      dip_sw = `inst_poke(rd, imm);
      push_btn = 1;
 6
7
      #100;
8
      push_btn = 0;
9
      #1000;
10
      #100;
11
      dip_sw = `inst_peek(rd, imm);
12
      push_btn = 1;
13
14
      #100;
15
      push_btn = 0;
16
      #1000;
17
   end
```

从仿真的结果可知代码无误:




Type-R

随意从 32 个寄存器抽出两个 (可重复),再从 10 个操作中抽作一个操作计算,再利用 peek 打印结果:

```
for (int i = 1; i < 32; i = i + 1) begin
 2
      #100;
 3
      rd = 1; // only lower 5 bits
      rs1 = $urandom_range(0, 31);
 4
 5
     rs2 = $urandom_range(0, 31);
      opcode = $urandom_range(1, 10);
 6
7
      dip_sw = `inst_rtype(rd, rs1, rs2, opcode);
8
      push_btn = 1;
9
      #100;
10
      push_btn = 0;
11
      #1000;
12
13
      #100;
14
      dip_sw = `inst_peek(rd, 0);
15
      push_btn = 1;
16
      #100;
17
      push_btn = 0;
18
      #1000;
19
   end
```

从仿真的结果可知代码无误:



## 实验总结

本次实验中,我共提交了三次评测才通过本次实验,错误原因如下所述:

- 忽略了 0 号寄存器的值是固定为零的规则
- 移位指令只取寄存器 B 的低 4 位来计算

综上所述,我犯的错误主要是因为对 RISC-V 文档认识不全面所导致的,因此在后续实验中需要特别注意这一问题。