


From Art to Science


Frameworks for the Systematic Design of Tensor Accelerators



Al is moving to Embedded Devices









Reduced Latency






Offline












Why do we need Tensor Accelerators?



Why do we need Tensor Accelerators?





CC-BY epoch.ai

Specialization, not magic


Data Movement Bottleneck


Data movement is expensive

- High energy cost
- High latency

Solution: Specialized Accelerators

- Maximize data reuse
- Exploit massive DNN parallelism






Tensor Accelerator

Relies on 3 key components:

- 1. Processing Elements (PEs)
- 2. Memory Hierarchy
- 3. Network-on-Chip (NoC)


DRAM



Comparing Architectures

Race Car Analogy

Architecture = Workload/ Algorithm



Which car is faster?

Comparing Architectures

Race Car Analogy

Mapping = Driver


Architecture =





Workload/ Algorithm





Which car is faster?



Workload & Mapping

Convolution

$$ext{Output}[q] = \sum_{s=0}^{s=S-1} ext{Input}[q+s] imes ext{Filter}[s]$$

```
for q in range(Q):
    for s in range(S):
        o[q] += i[q+s] * f[s]
```

Output stationary (OS)

```
for s in range(S):
    for q in range(Q):
        o[q] += i[q+s] * f[s]
```

Weight stationary (WS)

Workload & Mapping

Convolution

$$ext{Output}[q] = \sum_{s=0}^{s=S-1} ext{Input}[q+s] imes ext{Filter}[s]$$




Why do we need Tensor Accelerators?



How can they achieve better performance on DNN workloads than CPUs?




What is a mapping?



How can we fairly compare architectures?

Timeloop

Searching the best "driver" for every "car"




Outputs

Construct & Search Mapspace

Analytically Model Performance

Accelergy

Calculating the "fuel" consumption



All models are wrong, but some are useful

Assumptions of Timeloop & Accelergy:

- Perfect factorization
- Single-layer scope
- Fixed data layout
- Dense computations
- Value independent energy consumption





Layoutloop

Sparseloop

CiMLoop

Ruby

Increase PE utilization via Imperfect Factorization


10 Processing Elements, 1D tensor with length 28

```
for i in range(28):
  Perfect Factorization
                                                  Imperfect Factorization
                                     Iter. 0-19 for i in range(2):
# 28 % 4 == 0
                                                    #parallel
# 28 % 7 == 0
                                                    for j in range(10):
for i in range(4):
                                                         . . .
    #parallel
                                                # parallel
    for j in range(7):
                                               for i in range(2*10, 28):
                                    Iter. 20-27
         . . .
```

Ruby

Increase PE utilization via Imperfect Factorization

Perfect vs. Imperfect Factorization




Sparseloop

Save time & energy by avoiding ineffectual computations

Problem: Time & Energy wasted on ineffectual operations (e.g. 0 + 1)

Hardware Solution:

- Gating: go idle for ineffectual ops. (Energy Save)
- Skipping: bypass them entirely (Energy & Latency Save)



SAFs	1	2	3	4	5	6
None	read(0) read(g) compute(0,g)	read(0) read(h) compute(0,h)	read(c) read(0) compute(c,0)	read(d) read(j) compute(d,j)	read(0) read(k) compute(0,k)	read(f) read(l) compute(f,l)
Gating on B storage accesses based on A $(Gate\ B \leftarrow A)$	read(0) read(g) compute(0,g)	read(0) read(h) compute(0,h)	read(c) read(0) compute(c,0)	read(d) read(j) compute(d,j)	read(0) read(k) compute(0,k)	read(f) read(l) compute(f,l)
Skipping on B storage accesses based on A $(Skip B \leftarrow A)$	read(c) read(0) compute(c,0)	read(d) read(j) compute(d,j)	read(f) read(l) compute(f,l)			

processing steps ----

[Wu22]


Sparseloop

Save time & energy by avoiding ineffectual computations

Input:

- NEW: Supported Sparsity-Aware-Features (gating, skipping) per memory level
- Adjusted: Workload requires statistical density

Process: adjust dense action counts based of SAFs and sparsity



How accurate are Timeloop's energy & latency estimates?




Fig. 8. Energy validation results for NVDLA-derived architecture.




Fig. 9. Performance validation results for NVDLA-derived architecture.

20 [Parashar19]


Future Directions



Automated Architecture Search




Workload Uncertainty Awareness




Full Network Optimization

Conclusion

Tensor Accelerators are essential to meet compute demands






[Hennesy19]


CC-BY epoch.ai

Conclusion

Tensor Accelerators are essential to meet compute demands

Data movement is the primary bottleneck





Conclusion

Tensor Accelerators are essential to meet compute demands

Data movement is the primary bottleneck

Timeloop & Accelergy ecosystem enables fair comparison