Skip to content
Pro
Block or report user

Report or block BracketMaster

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Organizations

@d16-processor
Block or report user

Report or block BracketMaster

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Popular repositories

  1. An FPGA synthesizable Machine Learning accelerator.

    Python 2

  2. To help my fellow classmates unfamiliar with ghdl quickly get up to speed and improve their workflow

    Shell 1 1

  3. A simple C program running on a RISC32 core on the Lattice ECP5. Using open source Yosys-NextPNR-openOCD toolchain flow.

    Verilog 1

  4. Some Arbiters compiled from OpenSmart Bluespec

    Verilog 1

  5. FPGA Design Files for driving MacSE with Video, HSYNC, and VSYNC

    VHDL 1

135 contributions in the last year

Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mon Wed Fri

Contribution activity

February 2020

Created a pull request in enjoy-digital/litex that received 6 comments

litex_sim now working on MacOS and Linux

I modified the makefiles so that litex_sim works on MacOS. The main issues were -Werror - this is not a supported option in clang -Wl and -soname.…

+67 −12 6 comments

Created an issue in YosysHQ/nextpnr that received 3 comments

Build on Mac with standard CMake 3.16 failing

The following lines cause building NextPNR on Mac to fail. For some reason, Cmake 3.16 thinks Mac is windows... Is there a way to get around this? …

3 comments

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.