CprE 381: Computer Organization and Assembly-Level Programming

Project Part 2 Report

Team Members:	Luke Auderer	
	Yin Choong	
Project Teams Gro	up #: Project Group A_02	

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.

Datapath Values **Control Signals** Stage ΙF Current Program Counter (PC) i_branch Indicates a conditional branch (e.g., beq) i instruction 26-bit instruction field for jump i zero Result of ALU zero flag (used for beg/bne decision) address i jump Indicates an unconditional jump i imm Immediate value for branch offset i rs i_RegJump Indicates a register-based jump (e.g., jr) Register value used for register jump (e.g., i_BNE Used to select between BEQ (i_zero) and BNE jr) s_output Final computed PC value (goes to o_pc) (!i zero) behavior s append Jump address after processing s_and, s_andbne, s_inv Intermediate logic control s_adderbranch PC + branch offset signals s branchmux, s branchmuxbne, s branchMaster o_pcSrc Final control output to indicate PC has changed (for hazard handling etc.) Intermediate mux outputs s xor Used to check if PC changes (helps generate pcSrc) ID Read Register 1 (Rs) RegDst – decides between Rt and Rd as the destination Read Register 2 (Rt) register Sign-extended Immediate ALUSrc – selects between register and immediate for Instruction[15-11] (Rd) – used later for destination ALU second operand register selection MemtoReg - decides if memory or ALU result is Instruction[20-16] (Rt) – also used for destination written to register file register selection RegWrite – enables writing to the register file Instruction[25-21] (Rs) – register source 1 MemRead – enables reading from memory

> MemWrite – enables writing to memory Branch – used to determine branch decision

Jump – used to determine jump control

operation

ALUOp – used by ALU control to generate exact ALU


Instruction[15-0] – immediate value to be sign-

Jump Address (if applicable) – from instruction bits

[25-0]


EX	i_input1 First operand for the ALU (from register	i_control(3 downto 0) Main ALU control signal to
	file or shifter)	choose the operation (from ALU control)
	i_input2 Second operand for the ALU (from register	i_overflowEN Enables overflow detection logic
	file or immediate)	i_shiftregEN Selects between using shift amount
	i_shmt Shift amount for shift operations	(i_shmt) or value in i_input1
	s_adderOutput Output from adder/subtractor (used	
	for add, sub, SLT, etc.)	
	s_and Result of bitwise AND between i_input1 and	
	i_input2	
	s_or Result of bitwise OR	
	s_xor Result of bitwise XOR	
	s_nor Result of bitwise NOR	
	s_shifter Output of shifter component	
	s_lessthan Result of SLT comparison (1 or 0)	
	s_output Final ALU result (based on control mux	
	selection)	
	o_zero Zero flag output	
	o_overflow Overflow signal output	
MEM	addr: The memory address that is generated from the	we (Write Enable): This signal controls whether data is
	EX stage, which is used to read or write to memory.	written to memory. It is active when the instruction is a
		store operation (e.g., sw).
	data: The data to be written into memory, coming	
	from the EX stage or the register file.	q (Output from Memory): This is the data read from
		memory, which is passed to the WB stage for further
		processing (used in load instructions).
WB	i_d (Input Data): This is the 32-bit input data (from	i_we (Write Enable): This signal controls whether the
	the MEM stage or other parts of the processor) that	data will be written into the registers. It is used to enable
	will be written into the registers.	writing to the registers in the WB stage.
	a D1 and a D2: Those are the output signals	i ret (Poset): This signal resets the registers, ensuring
	o_D1 and o_D2: These are the output signals representing the data read from the registers rs and	i_rst (Reset): This signal resets the registers, ensuring that their contents are cleared when necessary (usually
	rt, respectively, after the write-back operation	at reset).
	tt, respectively, after the write-back operation	at 1050t).
		i_clock: The clock signal for synchronization during the
		write-back process
1	I .	·· · · · · · · · · · · · · · · · · · ·

[1.b.ii] high-level schematic drawing of the interconnection between components.



[1.c.i] include an annotated waveform in your writeup and provide a short discussion of result correctness.


This is the simple test running. It is correct because we can clearly trace the execution of our program and notice the values changing correctly. Everything appears to be working, and we are confident in the result. Registers like \$t0, \$t1, and \$t2 hold expected values from addi, add, and addiu, and the results of logical operations (and, or, xor, etc.) match bitwise expectations. Branching behavior is correct because beq is not taken and bne is taken. The jump to the function via jal and return with jr behaves as expected, and memory instructions (lw, sw, lb, etc.) properly access and store the correct values.



[1.c.ii] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your waveform and annotation, provide 3 different examples (at least one data-flow and one control-flow) of where you did not have to use the maximum number of NOPs.

This is two iterations of bubble sort:

It is correct because we can clearly trace the execution of our program and notice the values changing correctly. Everything appears to be working, and we are confident in the result. The waveform for Proj2_bubblesort.s confirms that the bubble sort algorithm executes correctly, with the initial unsorted array [7, 3, 9, 1, 5] being sorted step-by-step into [1, 3, 5, 7, 9]. I can see each pairwise comparison and conditional swap being performed across nested loop iterations, driven by the values of \$t2, \$t5, and \$t6, and the correct use of slt and beq to control flow. Memory addresses accessed by lw and updated by sw reflect proper element shifting, and the loop counters decrement as expected through the outer loop.



1. The first data flow example where I did not have to use the maximum number of nops:

```
Originally the code was this:
nop
nop
nop
lasw $t0, size
nop
nop
nop
lw $t0,0($t0)
nop
nop
nop
                    # Load base address of array
lasw $t1, array
addi $t0, $t0, -1
                  # N-1 iterations
```

but I changed it to this to avoid using so many nops. This works because I was able to insert an independent instruction between the two instructions which had a data hazard, and this instruction took the place of a nop. Because it is an independent instruction (doesn't have a RAW dependency with the above instruction), there is no issue.

```
nop
nop
nop
lasw $t0, size
nop
lasw $t1, array  # Load base address of array
nop
lw $t0,0($t0)
nop
nop
nop
addi $t0, $t0, -1  # N-1 iterations
```

This saved a nop.

2. The second data flow example where I did not have to use the max number of nops:

```
Originally the code was this:

sll $t3, $t2, 2  # $t3 = i * 4

nop

nop

nop

add $t4, $t1, $t3  # $t4 = base + offset
```

But I changed it to this. This works because I was able to insert an independent instruction between the two instructions which had a data hazard, and this instruction took the place of a nop. Because it is an independent instruction (doesn't have a RAW dependency with the above instruction), there is no issue.

```
sll $t3, $t2, 2
nop
lw $t5, 0($t4)
nop
add $t4, $t1, $t3
```

This saved a nop.

3. A control flow example where I did not have to use the max number of nops is this:

```
Originally the code was this:
beq $t7, $zero, skip_swap # Skip if already sorted
```

```
nop
nop
```

The two nops were needed because this could potentially be a control hazard. This is because the processor doesn't know whether the branch is taken until the EX (execute) stage. Meanwhile, the instructions after the beq have already started moving through the pipeline. This can cause the CPU to fetch the wrong instructions if the branch is taken or not taken, unless it waits or predicts the branch, so that's why I added the two nops.

```
However I was able to do this:
beq $t7, $zero, skip_swap
addi $t2, $t2, 1 # Move i++ here
nop
```

because this addi is an instruction that is always executed regardless of the control flow, so it's not an issue having it here. The good thing about this is it saves me a nop.


[1.d] report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

The maximum frequency it can run at is 51.32 MHz

The critical path goes through the main register file because we can see that component is taking the longest in the output file that the tool flow provides us. Because this component is taking the longest, we know this is the component that our critical path goes through. The critical path as a whole goes though main register, to our xor comparator unit, and then to the fetch module, and then to the PC_SRC select mux, and then to PC module.

```
CprE 381 toolflow Timing dump
FMax: 51.32mhz Clk Constraint: 20.00ns Slack: 0.52ns
The path is given below
            : mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ram_block1a0~portb_address_r
             : PC_Module:PC|N_Reg:g_pc|neg_dffg:\NBit_DFF:1:dffi|s_Q
Launch Clock : iCLK (INVERTED)
Latch Clock : iCLK (INVERTED)
Data Arrival Path:
Total (ns) Incr (ns)
                         Type Element
______
                              ______
              10.000
    10.000
                               launch edge time
    13.458
               3.458 F
                               clock network delay
    13.721
               0.263
                         uTco mem:IMem|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|
ram block1a0~portb address reg0
    16.611
               2.890 FR CELL
                              IMem|ram rtl 0|auto generated|ram block1a0|portbdataout[4]
    17.250
               0.639 RR
                              IMem|ram~54|datad
                          IC
               0.155 RR CELL
                              IMem|ram~54|combout
    17.405
                              MainRegister|g_mux1|Mux20~0|dataa
    18.778
               1.373 RR
                         TC
    19.215
               0.437 RF CELL
                              MainRegister|g_mux1|Mux20~0|combout
    19.945
               0.730 FF
                          IC MainRegister|g_mux1|Mux20~1|datad
    20.095
               0.150 FR
                        CELL
                              MainRegister|g_mux1|Mux20~1|combout
    21.123
               1.028 RR
                              MainRegister|g mux1|Mux20~2|datad
    21.278
               0.155 RR CELL MainRegister|g mux1|Mux20~2|combout
    21.515
               0.237 RR
                          IC MainRegister|g mux1|Mux20~3|dataa
    21.912
               0.397 RR CELL MainRegister g_mux1 Mux20~3 combout
               1.035 RR
                              MainRegister|g_mux1|Mux20~19|datab
    22.947
                          TC
               0.402 RR CELL MainRegister|g_mux1|Mux20~19|combout
    23.349
    23.607
               0.258 RR
                          IC g_zeroflag|Equal0~6|datab
    24.039
               0.432 RF
                        CELL g_zeroflag|Equal0~6|combout
    25.019
               0.980 FF
                         IC g_zeroflag|Equal0~9|dataa
               0.353 FF CELL g_zeroflag|Equal0~9|combout
    25.372
               0.279 FF
    25.651
                         IC g zeroflag|Equal0~20|dataa
    26.004
               0.353 FF CELL g_zeroflag|Equal0~20|combout
                         IC Fetch|g_RegJump|\G_NBit_MUX:4:MUXI|o_0~2|datac
    26.254
               0.250 FF
    26.535
               0.281 FF CELL Fetch|g_RegJump|\G_NBit_MUX:4:MUXI|o_0~2|combout
    27.496
               0.961 FF
                         IC Fetch|g RegJump|\G NBit MUX:12:MUXI|o 0~0|datac
    27.777
               0.281 FF
                         CELL Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_0~0|combout
               0.237 FF
                         IC Fetch|g_RegJump|\G_NBit_MUX:12:MUXI|o_0~1|datac
    28.014
```

[2.a.ii] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.



[2.a.iii] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed. Done, verified in TA office hours.

[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

R-Type Instructions (Opcode = 000000)

These produce values (write to a register):

add - writes result to rd

addu - writes result to rd

sub - writes result to rd

subu - writes result to rd

and – writes result to rd

or - writes result to rd

xor - writes result to rd

nor – writes result to rd

slt – writes result to rd

sll - writes result to rd

sllv - writes result to rd

srl - writes result to rd

srlv - writes result to rd

sra – writes result to rd

srav - writes result to rd

These R type instructions which produce values, correspond to these signals in the pipeline

- 1. **IF Stage**:
 - o s Inst
 - o s_IFInst

2. **ID Stage**:

- o s_IFInst
- o s_rs
- o s_rt
- o s_extended (unused for add)

3. **EX Stage**:

- o s_forwardA
- o s_forwardB
- o s_IDControl(25 downto 22)
- o s_ALUDATA
- o s EXalu

4. MEM Stage:

- $\circ \quad s_EXalu$
- $\circ \quad s_WBalu$

5. WB Stage:

- o s_WBalu
- o s_RegWrAddr
- o s_RegWrData

I-Type Instructions

These produce values (write to a register or memory):

addi – writes result to rt

addiu - writes result to rt

andi – writes result to rt

ori – writes result to rt

xori – writes result to rt

lui – writes result to rt

slti – writes result to rt

lw – loads from memory into rt (register gets value)

lb, lh, lbu, lhu – all load to rt (register gets value)

sw – stores register value to memory (produces value on memory write path)

These I type instructions which produce values, correspond to these signals in the pipeline

IF Stage:

- s_Inst
- s_IFInst

ID Stage:

- s_IFInst
- s rs
- s_extended

EX Stage:

- s_forwardA
- s forwardB
- s_IDControl(25 downto 22)
- s_ALUDATA
- s EXalu

MEM Stage:

- s_EXalu
- s_WBalu

WB Stage:

- s_WBalu
- s_RegWrAddr
- s_RegWrData

J-Type Instructions

jal – writes return address to \$ra (\$31), so it produces a value.

The jal instruction corresponds to these signals in the pipeline

IF Stage:

- s_Inst
- s IFInst
- s_IFPC

ID Stage:

- s IFInst
- s_JumpLink
- s_RegJump

EX Stage:

- s_JBSrc
- s EXPC

MEM Stage:

- s_EXPC
- s WBPC

WB Stage:

- s WBPC
- s_RegWrAddr
- s_RegWrData

[2.b.ii] List which of these same instructions consume values, and what signals in the pipeline these correspond to.

R-Type (Opcode = 000000)

Instruction Consumes Notes

add \$rs, \$rt Adds two registers

addu \$rs, \$rt Unsigned add

sub \$rs, \$rt Subtracts two registers

subu \$rs, \$rt Unsigned subtract

and \$rs, \$rt Bitwise AND

or \$rs, \$rt Bitwise OR

xor \$rs, \$rt Bitwise XOR

nor \$rs, \$rt Bitwise NOR

slt \$rs, \$rt Set on less than

sll \$rt, shamt Shift uses rt, not rs

sllv \$rt, \$rs Shift amount comes from rs

srl \$rt, shamt Logical shift right

srlv \$rt, \$rs Variable shift right

sra \$rt, shamt Arithmetic shift srav \$rt, \$rs Arithmetic shift variable

For the R type instructions above, these are the signals they correspond to:

IF Stage:

- s_Inst
- s_IFInst

ID Stage:

- s_IFInst
- s_rs
- s_rt
- s_forwardA2
- s_forwardB2

EX Stage:

- s_forwardA
- s_forwardB
- s_IDControl(25 downto 22)
- s_ALUDATA
- s EXalu

MEM Stage:

- s_EXalu
- s WBalu

WB Stage:

- s WBalu
- s_RegWrAddr
- s_RegWrData

Note: jr is a special case, it still consumes \$rs.

jr \$rs Jump to register address

For the jr instruction:

IF Stage: s_Inst, s_IFInst

ID Stage: s_IFInst, s_rs, s_forwardA2

EX Stage: s_forwardA, s_IDControl(25 downto 22)

Control Signals: s_RegJump, s_pcSrc

I-Type

Instruction Consumes Notes \$rs. imm addi Uses one register and an immediate Same as above, unsigned addiu \$rs, imm Bitwise AND with immediate andi \$rs, imm \$rs, imm Bitwise OR ori \$rs, imm Bitwise XOR xori lui Only consumes the immediate \$rs, imm slti Compare register with imm

```
lw $rs, imm Address = $rs + offset
```

For the I type instruction above these are the signals they correspond to:

IF Stage:

- s_Inst
- s_IFInst

ID Stage:

- s_IFInst
- s_rs
- s_extended
- s_forwardA2

EX Stage:

- s_forwardA
- s_forwardB
- s_IDControl(25 downto 22)
- s_ALUDATA
- s EXalu

MEM Stage:

- s_EXalu
- s_WBalu

WB Stage:

- s_WBalu
- s RegWrAddr
- s_RegWrData

Special Case: sw. Consumes two values:

 $rac{r}{r} \rightarrow rac{r}{r}$ for the memory address

 $rac{r}{r}$ for the data to write

For the sw these are the signals:

IF Stage:

- s_Inst
- s IFInst

ID Stage:

- s_IFInst
- s_rs
- s_rt

bne \$rs, \$rt Same

- s_extended
- s_forwardA2

EX Stage:

- s_forwardA
- s_forwardB
- s_IDControl(25 downto 22)
- s_ALUDATA
- s_EXalu
- s_EXrt

MEM Stage:

- s_EXalu (memory address)
- s_EXrt (value to be stored)
- s_DMemAddr
- s_DMemData

WB Stage:

• Not Applicable

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

Dependency Type	Producing Signal(s)	Consuming Signal(s)	Typical Example
ALU-ALU	s_EXalu, s_WBalu	s_forwardA, s_forwardB	$add \rightarrow sub$
Load-ALU	s_WBalu (from lw)	s_forwardA, s_forwardB	$lw \rightarrow add$
Load-Store	s_WBalu	s_EXalu (address), s_EXrt	$1w \rightarrow sw$
ALU-Branch	s_EXalu	s_forwardA2, s_forwardB2	$\text{add} \rightarrow \text{beq}$
Load-Branch	s_WBalu	s_forwardA2, s_forwardB2	$lw \rightarrow beq$
jal-Any	s_WBPC	s_forwardA, s_forwardB, or others	$jal \rightarrow jr$
ALU-ShiftVar	s_EXalu	s_forwardA (when using rs)	$add \rightarrow sllv/srlv/srav$
sw Dependency	s_EXalu, s_EXrt	s_DMemAddr, s_DMemData	add \rightarrow sw (address), lw \rightarrow sw (data)

Dependency Type	Forward From \rightarrow To	Notes
$EX \rightarrow EX$	s_EXalu or s_EXPC \rightarrow	Common for most ALU-to-ALU R-type

Dependency Type	Forward From \rightarrow To	Notes
	s_forwardA, s_forwardB	and I-type instruction pairs.
$MEM \rightarrow EX$	s_WBalu or s_WBPC → s_forwardA, s_forwardB	Slightly later producer, but still usable for next instruction's EX stage.
$EX \rightarrow MEM$	$s_EXrt \rightarrow s_DMemData$	For sw, forwarding \$rt from previous instruction
$\begin{array}{c} \text{MEM} \rightarrow \\ \text{MEM} \end{array}$	s_EXrt from MEM stage \rightarrow another sw in MEM stage	Less common, but can occur.
$WB \rightarrow EX$	s_RegWrData → s_forwardA, s_forwardB	Only works when pipeline has 3+ stage delay and back-to-back instructions aren't dependent.

Stall-Required Dependencies

These occur when the value is not yet available when needed in the EX stage — i.e., a load-use hazard or too tight of a timing window.

Dependency Type	Reason	Example
$\begin{array}{c} \text{Load (MEM)} \rightarrow \\ \text{EX} \end{array}$	Load value is not ready until end of MEM stage, but EX needs it now	lw \$t1, $0($t0) \rightarrow add$ \$t2, \$t1, \$t3
$jal \rightarrow jr$	Return address not written until WB, but jr uses it in ID/EX	jal foo → jr \$ra
$\begin{array}{c} \text{Load} \rightarrow \text{Store} \\ \text{(sw)} \end{array}$	lw result is in MEM/WB, but sw needs it in EX for s_EXrt	lw \$t0, $0(\$s1) \rightarrow sw$ \$t0, $4(\$s2)$

[2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

IF Stage

• Datapath Values

- o i_pc Current Program Counter (PC) value (Input)
- o s_output Final computed next PC value (goes to o_pc) (Output)
- s_adderbranch PC + branch offset (Internal Calculation)
- s_append Jump address after processing (Internal Calculation)
- o i_instruction The fetched instruction (Output, stored in IF/ID register)
- o PC_plus_4 The value of PC + 4 (Output, stored in IF/ID register)

Control Signals

- i_branch Indicates a conditional branch (e.g., beq) (Input from instruction decode)
- i_zero Result of ALU zero flag (used for beq/bne decision) (Input from EX/MEM)
- o i_jump Indicates an unconditional jump (Input from instruction decode)

- i_RegJump Indicates a register-based jump (e.g., jr) (Input from instruction decode)
- i_BNE Used to select between BEQ (i_zero) and BNE (!i_zero) behavior (Input from instruction decode)
- s_branchmux, s_branchmuxbne, s_branchMaster Intermediate mux control outputs (Internal Logic)
- s_and, s_andbne, s_inv Intermediate logic control signals (Internal Logic)
- s_xor Used to check if PC changes (helps generate pcSrc) (Internal Logic)
- o o_pcSrc Final control output to indicate PC has changed (for hazard handling etc.) (Output)

ID Stage

Datapath Values

- o i_instruction Instruction from IF/ID register (Input)
- o i_PC_plus_4 PC + 4 from IF/ID register (Input)
- o Read Register 1 Value (Value of Rs) (Output, stored in ID/EX register)
- o Read Register 2 Value (Value of Rt) (Output, stored in ID/EX register)
- Sign-extended Immediate Value (Output, stored in ID/EX register)
- Instruction bits [15-11] (Potential Rd address) (Output, stored in ID/EX register)
- Instruction bits [20-16] (Potential Rt address) (Output, stored in ID/EX register)
- o Instruction bits [25-21] (Rs address) (Output, stored in ID/EX register)
- Jump Target Address (Calculated from instruction bits [25-0] and PC+4)
 (Output, relevant for jump control)
- o PC_plus_4 Value of PC + 4 (Passed through to ID/EX register)

Control Signals

- Decoded control signals based on opcode and funct fields (Output, stored in ID/EX register):
 - RegDst
 - ALUSrc
 - MemtoReg
 - RegWrite
 - MemRead
 - MemWrite
 - Branch
 - Jump
 - RegJump (if not handled purely in IF PC control)
 - BNE (if not handled purely in IF PC control)
 - ALUOp

EX Stage

Datapath Values

- o i Read Data 1 Value of Rs from ID/EX register (Input)
- o i Read Data 2 Value of Rt from ID/EX register (Input)

- i_Sign_Extended_Immediate Sign-extended immediate from ID/EX register (Input)
- o i_Instruction_15_11 Rd address from ID/EX register (Input)
- o i_Instruction_20_16 Rt address from ID/EX register (Input)
- o i_Instruction_25_21 Rs address from ID/EX register (Input)
- o i_PC_plus_4 PC + 4 from ID/EX register (Input)
- i_shmt Shift amount for shift operations (Input from instruction bits [10-6])
- ALU First Operand (i_input1) (Input, selected by mux based on instruction type/forwarding)
- ALU Second Operand (i_input2) (Input, selected by ALUSrc and forwarding)
- o ALU Result (s_output) (Output, stored in EX/MEM register)
- o s_adderOutput, s_and, s_or, s_xor, s_nor, s_shifter, s_lessthan Internal ALU/shifter results (Internal Calculation)
- o __zero Zero flag output from ALU (Output, stored in EX/MEM register)
- o o_overflow Overflow signal output from ALU (Output)
- Read_Data_2 Value of Rt (needed for store instructions) (Output, stored in EX/MEM register)
- Destination Register Address (Selected Rd or Rt based on RegDst)
 (Output, stored in EX/MEM register)
- Branch Target Address (Calculated from PC+4 and Sign-extended Immediate) (Output, compared with Zero flag for branches)

Control Signals

- Input Control Signals from ID/EX register: RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, Jump, RegJump, BNE, ALUOp
- i_control(3 downto 0) Main ALU control signal (Input from ALU control unit)
- i_overflowEN Enables overflow detection logic (Input from ALU control unit)
- i_shiftregEN Selects between using shift amount (i_shmt) or register value for variable shifts (Input from ALU control unit)
- Output Control Signals (relevant for MEM and WB, stored in EX/MEM register):
 - MemRead
 - MemWrite
 - MemtoReg
 - RegWrite
 - Branch (passed for potential hazard logic in MEM)
 - Zero (passed for branch decision)

MEM Stage

• Datapath Values

i_ALU_Result - ALU result (memory address or data) from EX/MEM register (Input)

- i_Read_Data_2 Value of Rt (data to be written for stores) from EX/MEM register (Input)
- i_Destination_Register_Address Destination register address from EX/MEM register (Input)
- o addr The memory address generated from the EX stage (Input/Internal)
- o data The data to be written into memory (Input/Internal)
- Data Read from Memory (q) (Output, stored in MEM/WB register if MemRead is active)
- ALU_Result ALU result (passed through for non-memory operations)
 (Output, stored in MEM/WB register)
- Destination_Register_Address Destination register address (Passed through to MEM/WB register)

• Control Signals

- Input Control Signals from EX/MEM register: MemRead, MemWrite, MemtoReg, RegWrite, Branch, Zero
- we (Write Enable) Controls memory write (Output to data memory)
- o Output Control Signals (relevant for WB, stored in MEM/WB register):
 - MemtoReg
 - RegWrite

WB Stage

• Datapath Values

- i_Memory_Data Data read from memory from MEM/WB register (Input)
- o i ALU Result ALU result from MEM/WB register (Input)
- i_Destination_Register_Address Destination register address from MEM/WB register (Input)
- i_d (Input Data) This is the final data to be written to the register file (selected between i_Memory_Data and i_ALU_Result based on MemtoReg) (Input to Register File)
- o _D1 and o_D2 Data read from registers (Outputs from Register File, not directly pipeline values stored for this instruction)

Control Signals

- o Input Control Signals from MEM/WB register: MemtoReg, RegWrite
- i_we (Write Enable) Controls writing to the register file (Input to Register File)
- o i_rst (Reset) Resets the registers (Input to Register File)
- o i_clock Clock signal (Input)

[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs.

jr (Jump Register) - R-Type beq (Branch if Equal) - I-Type bne (Branch if Not Equal) - I-Type jal (Jump and Link) - J-Type jr: The target address is taken from a register, which is read during the Instruction Decode (ID) stage. The decision and the new PC value are determined in this stage.

beq: The comparison of registers and the calculation of the branch target address (PC + offset) occur in the EX stage. The decision to take the branch is made there, leading to a potential non-sequential PC update.

bne: the comparison and target address calculation happen in the EX stage, and the branch decision is made there.

jal: The jump target address is calculated based on the immediate field and the current PC in the ID stage. The return address (PC + 4) is also saved in the \$ra register in this stage. The non-sequential PC update is determined in ID


[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.

1. jr (Jump Register)

- Decision/Target determined in: Instruction Decode (ID) stage.
- When the jr instruction is in the ID stage, the instruction that was fetched immediately after it (and is now in the IF stage) is the wrong instruction because the jump is unconditional.
- Stages to be Stalled (relative to jr in ID): None immediately at this point
- Stages to be Squashed/Flushed (relative to jr in ID): The instruction in the IF stage. This instruction is discarded, and the fetch unit is redirected to the target address determined in the ID stage for the next cycle.
- 2. beq (Branch if Equal) and bne (Branch if Not Equal)
 - Decision determined in: EX
 - Control hazards for branches are handled by stalling until the branch outcome is known
 - When the branch instruction (beq or bne) reaches the ID stage, the pipeline detects a potential control hazard. To avoid fetching and executing incorrect instructions, the pipeline is stalled.
 - Stages to be Stalled (relative to branch in ID): The IF stage and the latch between IF and ID are stalled. This prevents new instructions from entering the pipeline behind the branch.
 - When the branch instruction reaches the EX stage, the condition is evaluated, and the decision to take the branch is made.
 - If the branch is not taken, the stall is released, and the instructions that were held in IF and at the ID/EX latch proceed through the pipeline. No squashing is needed.
 - If the branch is taken, the instructions that were held in the IF and ID stages (which are the instructions sequentially after the branch) are incorrect.
 - Stages to be Squashed/Flushed (relative to branch in EX, if taken): The instructions in the ID stage and the IF stage. These instructions are discarded, and the fetch unit is redirected to the branch target address determined in the EX stage for the next cycle.
 - 3. jal (Jump and Link)
 - Decision/Target determined in: Instruction Decode (ID) stage.

- Similar to jr, the jal instruction unconditionally changes the PC. When jal is in the ID stage, the instruction in the Instruction Fetch (IF) stage is the sequentially fetched instruction immediately following the jal, which is incorrect.
- Stages to be Stalled (relative to jal in ID): None immediately at this point
- Stages to be Squashed/Flushed (relative to jal in ID): The instruction in the IF stage. This instruction is discarded, and the fetch unit is directed to the target address calculated in the ID stage for the next cycle.

[2.d] implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.



[2.e -i, ii, and iii] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

load use.s

This waveform is correct because in Test 1, I observed a stall inserted between the lw and add instructions, which is expected due to a load-use hazard — the add depends on the result of the lw, which hasn't yet reached the MEM/WB stage. This confirms that the processor detects the hazard and stalls the pipeline. In Test 2, with one nop between the

lw and dependent add, the forwarding logic kicks in from the MEM/WB pipeline register, and no stall is needed — this is exactly what I expected to see. For Test 3, with a lot of instructions between the load and the dependent add, there is no hazard, and the pipeline goes without any stalls. in Test 4, where a lw is followed by a sw using the same register, I verified that the value loaded into \$t6 was correctly handled so that the store writes the correct value to memory.

SEE V	/ave - Default :								*****												+ 6
	i.	Msgs																			
11	/tb/MyMips/DMem/clk	1									\Box				л						
	/tb/MyMips/DMem/addr		000		00A (0		001 000		004	(000					018			[00A		(000	
	/tb/MyMips/DMem/data	32'h00000000	00000000			[10	00000000			10	00000	0000				100 00	000000		0000002A	000000	00
	↓ /tb/MyMips/DMem/we	0																			
	/tb/MyMips/DMem/q		0000002A		000 (0	1000002A	100 (000	0002A	00		00	X 0000002/				0000002/	\	(00000		(000000	2A
	/tb/MyMips/MainRegister/i_rs		(01 (08	(00		1 [00	(OA	[00]	01	(00			(0C	(00	01	1D			00	XX	
	/tb/MyMips/MainRegister/i_rt	5ħXX	(08 (00		01 (0	A (00		(01	(0C	(00				(01	0E				00	XX	
	/tb/MyMips/MainRegister/i_rd		00		00 (0	9 [00	01 (0A	[00]				(OC)				(OD (01					
	/tb/MyMips/MainRegister/i_d	32'h00000000	00000000	10 (00	000(0	IO 100	10 (00	. 1000	000000	00	10	(000)00	000000			(000)10	(00	10	00000028	(7F,)(00000000
	/tb/MyMips/MainRegister/i_reset	0						_													
	/tb/MyMips/MainRegister/i_clock	1					ᇧᇧ				ᇨ			┸	л			┸	\Box		
	/tb/MyMips/MainRegister/i_we	0						\neg													
	/tb/MyMips/MainRegister/o_D1	32'h00000000	00000000			0 (0000	0000		(10	(00000	0000		(00	(00	10	7FFFEFF			00000000		
	/tb/MyMips/MainRegister/o_D2	32'h00000000	00000000		100 (0	10000000		1100	0000	0000				(10	0000	0000		00	00000000		
110																					

jal.s

In the QuestaSim waveform for jal.s, the output clearly shows that the processor correctly handles return address forwarding from the jal instruction in various pipeline stages. In Test 1, the add \$t0, \$ra, \$zero instruction immediately follows jal, and I confirmed from the waveform that \$ra was correctly forwarded from the ID stage. This is essential because \$ra isn't yet written back to the register file at this point. In Test 2, with a single nop delay between the jal and the add, the waveform showed that forwarding occurred from the MEM/WB stage instead — this behavior is expected and demonstrates the processor's support for multi-stage forwarding paths. In Test 3, after multiple nops between jal and the add, the waveform confirmed that no hazard occurred, and \$ra was read directly from the register file without needing forwarding. Each return from the jr \$ra instruction correctly branched back to the right point.

Wave - Default ====================================									<u>+ 6</u>
4	Msgs								
vsim1:/tb/MyMips/IMem/clk 1									
	.0'h018	XXX	000	001	003	004		001	
■	2'hXXXXXXXX	XXXXXXX							
vsim1:/tb/MyMips/IMem/we 0									
	2'hXXXXXXXX	0C100003		03E04020	03E00008	00000000		03E04020	
vsim1:/tb/MyMips/PC/i_CLK 1									
vsim1:/tb/MyMips/PC/i_RST 0)								
vsim1:/tb/MyMips/PC/i_WE 1									
★ ysim1:/tb/MyMips/PC/i_pc 33	2'h00400064	X XXXXXXXX	00400004	0040000C	00400010	00000000	00400004	00400008	
■ ♦ vsim1:/tb/MyMips/PC/o_Q 33	2'h00400060	XXXXXXX	00400000	00400004	0040000C	00400010		00400004	
→ vsim1:/tb/MyMips/PC/s_pc_in 33	2'h00400064	X (00400000	[00400004	0040000C	00400010	00000000	00400004	00400008	
									_

beg bne forwarding.s


In the QuestaSim waveform for beq_bne_forwarding.s, I observed that each branch instruction was executed with the correct behavior based on the forwarding paths. For Tests 1 and 2, the processor successfully forwarded values to the beq instruction from the EX/MEM and MEM/WB stages, and the branches were taken as expected. Similarly, for Tests 4 and 5, bne was correctly resolved without branching when the forwarded values matched. Test 6 verified that bne correctly branched when the operands were different. In the waveform, you can see that when the comparison result is 0 (indicating equality for beq or inequality for bne), the branch was taken and the PC updated

correctly

₩ Wave - Default										+ 3
<u>.</u>	Msgs									
vsim2:/tb/MyMips/Fetch/i_pc	32'h004000B4	00400010			00000000	0040001C	00000000	004000A4	004000A8	004000AC
vsim2:/tb/MyMips/Fetch/i_instruction	26hXXXXXXX	12A0002			0000000	0100028	0000000			XXXXXXX
vsim2:/tb/MyMips/Fetch/i_imm	32hXXXXXXXX	00000002			00000000	00000028	00000000			XXXXXX
vsim2:/tb/MyMips/Fetch/i_branch	0									
vsim2:/tb/MyMips/Fetch/i_zero	1									
vsim2:/tb/MyMips/Fetch/i_jump	0									
vsim2:/tb/MyMips/Fetch/i_RegJump	0									
vsim2:/tb/MyMips/Fetch/i_BNE	0									
vsim2:/tb/MyMips/Fetch/i_rs	32100000000	00000000	00000005		00000000					
vsim2:/tb/MyMips/Fetch/o_pcSrc	0									
vsim2:/tb/MyMips/Fetch/o_pc	321h004000B4	00400018	00400010	00400018	00000000	004000A0	00000000	004000A4	004000A8	004000AC
vsim2:/tb/MyMips/PC/i_CLK	1									
vsim2:/tb/MyMips/PC/i_RST	0									
vsim2:/tb/MyMips/PC/i_WE	1									
vsim2:/tb/MyMips/PC/i_pc	32h004000B8	00400018	00400014	00400018	0040001C	004000A0	004000A4	004000A8	004000AC	004000B0
		00400010			00400018	0040001C	004000A0	004000A4	004000A8	004000AC
vsim2:/tb/MyMips/PC/s_pc_in		00400018	00400014	00400018	0040001C	004000A0	004000A4	004000A8	004000AC	004000B0
	32'h00000000	00000000	00000005		00000000					
	32'h00000000	00000000		00000005	00000000					
_ ★ vsim2:/tb/MyMips/g_xor/o_F	32h00000000	00000000	00000005	00000000						

jr_forwarding.s

In the waveform for jr_forwarding.s, each jump register (jr) instruction correctly used the most recent value of the register being jumped to, demonstrating proper forwarding behavior. For Tests 1 and 4, I verified that the processor correctly forwarded the value from the EX/MEM stage to the jr, allowing an immediate jump. In Tests 2 and 5, the forwarding from the MEM/WB stage worked as expected, and in Test 6, I confirmed that \$ra was correctly written during the ID stage and used immediately in the following jr. In the waveform, you can see that when the value is correctly forwarded, the branch occurs and the PC updates to the target addres




combo1.s

In the waveform for combo1.s, I observed correct handling of several types of data hazards. The load-use hazards after both lw instructions were managed properly, with the second instruction stalling for one cycle before using the loaded data. The I-type hazard with beq worked as expected—forwarding the result of the previous add to the comparison logic, and branching correctly based on the outcome. The J-type hazard with jal correctly saved the return address in \$ra, and the jr that followed later successfully used the computed jump target from a forwarded register. In the waveform, I could see that when a branch or jump occurred (indicated by a PC update), it was always due to correctly forwarded or resolved register values.

Wave - Default										
<u>.</u>	Msgs									
vsim4:/tb/MyMips/PC/i_CLK	1									
vsim4:/tb/MyMips/PC/i_RST	0	1								
vsim4:/tb/MyMips/PC/i_WE	1									
■ √ vsim4:/tb/MyMips/PC/i_pc	32'h00400060	00400004	00400008	00400000	00400010		10	0400014	00400038	
wsim4:/tb/MyMips/PC/o_Q wsim4:/tb/MyMips/PC/o_Q	32'h0040005C	00400000	00400004	00400008	00400000		10	0400010	00400014	
→ vsim4:/tb/MyMips/PC/s_pc_in	32'h00400060	100400004	00400008	00400000	00400010		10	00400014	00400038	
	32'h0040005C	00000000	00400004	00400008	00400000	¢	10	0400010	00400014	
vsim4:/tb/MyMips/Fetch/i_instruction	26hXXXXXXX	0000000	0011001	0280000	10A4820			.F87020	1C00009	
vsim4:/tb/MyMips/Fetch/i_imm	32'hXXXXXXXX	00000000	00001001	00000000	00004820		10	00007020	00000009	
vsim4:/tb/MyMips/Fetch/i_branch	0		\vdash							
vsim4:/tb/MyMips/Fetch/i_zero	1									
vsim4:/tb/MyMips/Fetch/i_jump	0		\perp							
vsim4:/tb/MyMips/Fetch/i_RegJump	0		\vdash				\rightarrow			
vsim4:/tb/MyMips/Fetch/i_BNE	0		\vdash							
vsim4:/tb/MyMips/Fetch/i_rs	32'h00000000	00000000								
vsim4:/tb/MyMips/Fetch/o_pcSrc	0									
vsim4:/tb/MyMips/Fetch/o_pc	32'h0040005C	00000000	00400004	00400008	00400000		0	00400010	00400038	

combo2.s

In the waveform for combo2.s, I verified that all hazards were correctly handled by the forwarding and stalling logic. The J-type hazard with jal worked properly—\$a0 was forwarded into the subroutine, and I saw that \$a3 received the correct value. For the load-use hazards, I observed a one-cycle stall after each lw, indicating that the pipeline correctly inserted bubbles to avoid using data before it's ready. The I-type hazard with bne correctly forwarded the new \$s0 value to the branch comparison, and the R-type hazard involving jr after computing the jump target in \$t7 also worked as expected, with the PC updating to the correct address right after the value was written.




beq_tests.s

In the waveform for beq_tests.s, I observed that all branch instructions behaved as expected based on the register values. In Test 1, the branch was correctly taken since \$t0 == \$t1, and the instruction following the beq was skipped. In Test 2, the branch was not taken because \$t0 != \$t2, so the addi executed normally. The consecutive branches in Test 3 showed that the pipeline correctly handled back-to-back control hazards—one taken and one not taken. Finally, in Test 4, I saw the loop run exactly three times, with \$t3 decrementing and the branch taken until it reached zero, at which point control exited the loop. Each of these behaviors confirms proper control hazard handling and correct PC updates.

wa Wa	ve - Default									+ 3
<u> </u>		Msgs								
4	vsim7:/tb/MyMips/PC/i_CLK	1								
4	vsim7:/tb/MyMips/PC/i_RST	0	1							
4	vsim7:/tb/MyMips/PC/I_WE	1								
■-4	vsim7:/tb/MyMips/PC/i_pc	32'h0040006C	00400004	00400008	0040000C	00400010	00400014	00400018	004000	1¢ 0
	vsim7:/tb/MyMips/PC/o_Q	32'h00400068	00400000	00400004	00400008	10040000¢	100400010	00400014	004000	
■-4	vsim7:/tb/MyMips/PC/s_pc_in	32'h0040006C	00400004	00400008	0040000C	00400010	00400014	00400018	004000	1¢ 0
	vsim7:/tb/MyMips/Fetch/i_pc	32'h00400068	00000000	00400004	00400008	0040000C	00400010	00400014	004000	
	vsim7:/tb/MyMips/Fetch/i_instruction	26'hXXXXXXX	0000000	0011001	0280000	[0011001	0290004	0011001	02A000	
	vsim7:/tb/MyMips/Fetch/i_imm	32'hXXXXXXXX	00000000	00001001	00000000	00001001	(00000004	00001001	000000	0
	vsim7:/tb/MyMips/Fetch/i_branch	0								
	vsim7:/tb/MyMips/Fetch/i_zero	1								
	vsim7:/tb/MyMips/Fetch/i_jump	0								
	vsim7:/tb/MyMips/Fetch/i_RegJump	0								
	vsim7:/tb/MyMips/Fetch/i_BNE	0								
	vsim7:/tb/MyMips/Fetch/i_rs	32'h00000000	00000000				110010000	100000000	100100	00
	vsim7:/tb/MyMips/Fetch/o_pcSrc	0								
	vsim7:/tb/MyMips/Fetch/o_pc	32'h00400068	00000000	00400004	00400008	0040000¢	00400010	00400014	004000	18
	vsim7:/tb/MyMips/IMem/clk	1								
	vsim7:/tb/MyMips/IMem/addr	10'h01A	000	001	002	003	004	005	006	0
	vsim7:/tb/MyMips/IMem/data	32'hXXXXXXXX	XXXXXXXX							
	vsim7:/tb/MyMips/IMem/we	0								
. ⊕ 🔇	vsim7:/tb/MyMips/IMem/q	32'hXXXXXXXX	3C011001	8C280000	3C011001	8C290004	3C011001	8C2A0008	110900	01 2

bne_tests.s

In the waveform for bne_tests.s, each branch behaved as expected according to the values in the registers. In Test 1, the branch was correctly taken since \$t0 != \$t1, and the instruction immediately following the bne was skipped. In Test 2, the branch was not taken because \$t0 == \$t2, allowing the addi to execute as intended. The consecutive bne branches in Test 3 demonstrated correct pipeline behavior, with one branch taken and the next not taken, and the value of \$s2 being set properly. Finally, Test 4 showed the loop running exactly three times, confirming that the bne successfully controlled the loop with proper decrementing and exit behavior. This all confirms that control hazards were resolved correctly in my implementation.




jal_tests.s

In the waveform for this test, everything behaved as expected. For Test 1, the jal func1 correctly saved the return address in \$ra, and the delay slot instruction addi \$s0, \$zero, 1 executed before the jump occurred. The subroutine returned properly using jr \$ra, and control resumed right after the jal, executing the nop. Test 2 also behaved correctly—jal func2 jumped to the second subroutine while executing the delay slot instruction that set \$s1, and then returned cleanly to continue execution. This confirms that both jump-and-link behavior and delay slot handling are functioning correctly in my pipeline.

Wave - Default					3333	,				+ 4
<u>6</u> .	Msgs									
vsim9:/tb/MyMips/IMem/clk	1									
vsim9:/tb/MyMips/IMem/addr	10'h00B	000	001	002	003	009	00A	00B		
■- √y vsim9:/tb/MyMips/IMem/data	32'hXXXXXXXX	XXXXXXXX								
vsim9:/tb/MyMips/IMem/we	0									
vsim9:/tb/MyMips/IMem/q	32'h00000000	3C011001	\$C280000	0C100009	20100001	21090005	03E00008	00000000		
vsim9:/tb/MyMips/PC/i_CLK	1									
vsim9:/tb/MyMips/PC/i_RST	0	Ц								
vsim9:/tb/MyMips/PC/i_WE	0									
vsim9:/tb/MyMips/PC/i_pc	32'h00400018	00400004	00400008	0040000C	00400024	00400028	0040002C	00000000	0040000¢	
vsim9:/tb/MyMips/PC/o_Q	32'h0040002C	00400000	00400004	00400008	0040000C	00400024	00400028	0040002C		
vsim9:/tb/MyMips/PC/s_pc_in	32'h00400018	00400004	00400008	0040000C	00400024	00400028	0040002C	00000000	0040000¢	
vsim9:/tb/MyMips/Fetch/i_pc	32'h0040002C	00000000	00400004	00400008	10040000¢	00000000	00400028	0040002C		
vsim9:/tb/MyMips/Fetch/i_instruction	26'h3E00008	0000000	0011001	0280000	0100009	0000000	1090005	3E00008		
vsim9:/tb/MyMips/Fetch/i_imm	32'h00000008	00000000	00001001	00000000	00000009	00000000	00000005	8000000		
vsim9:/tb/MyMips/Fetch/i_branch	0									
vsim9:/tb/MyMips/Fetch/i_zero	0									
vsim9:/tb/MyMips/Fetch/i_jump	1					———				
vsim9:/tb/MyMips/Fetch/i_RegJump	1									
vsim9:/tb/MyMips/Fetch/i_BNE	0									
vsim9:/tb/MyMips/Fetch/l_rs	32'h00400018	00000000					0000000A	00000000	0040000¢	
vsim9:/tb/MyMips/Fetch/o_pcSrc	1									
vsim9:/tb/MyMips/Fetch/o_pc	32'h00400018	00000000	00400004	00400008	00400024	00000000	00400028	00000000	0040000¢	
contra		combo!								

jr_tests.s

The waveform for jr_test.s shows that both jr instructions function correctly by jumping to the target addresses stored in \$ra. After the first jal target_return, the return address is correctly saved and then moved to \$t0, and the jr \$t0 successfully redirects execution to target_return, where \$s0 is set to 1 as expected. The same pattern occurs for the second test: jal second_target sets \$ra, \$t1 copies it, and jr \$t1 correctly transfers control to second_target, where \$s1 is set to 2. The correct values in \$s0 and \$s1 confirm that both jumps via jr were executed properly.



control hazard avoidance combol.s

The waveform output for this test sequence confirms correct handling of control hazards. In Test 1, the beq \$t0, \$t1 comparison evaluates true since both hold 42, so the branch is taken and the addi \$s0, \$zero, 1 instruction is correctly skipped. Similarly, in Test 2, bne \$t0, \$t2 evaluates true (42 ≠ 100), so the branch to label_bne_taken is taken, and the addi \$s1 is skipped as expected. Finally, in Test 3, the jal my_subroutine correctly jumps to the subroutine, executes the delay slot, and then uses jr \$ra to return, allowing the program to cleanly jump to end_program and halt. This shows the pipeline is correctly managing control flow changes and delay slots.

Wave - Default	Msas				IIIIII					
4.	Msgs									
vsim10:/tb/MyMips/IMem/we										
- 💠 vsim10:/tb/MyMips/IMem/q	32hXXXXXXXX	3C011001	8C280000	3C011001	8C290000	-	3C011001	8C2A0004		1109
vsim10:/tb/MyMips/PC/i_CLK		. —								
vsim10:/tb/MyMips/PC/i_RST										
vsim10:/tb/MyMips/PC/I_WE										
vsim10:/tb/MyMips/PC/i_pc	32°h00400068	00400004	00400008	0040000C	00400010		00400014	00400018		0040
vsim10:/tb/MyMips/PC/o_Q	32'h00400064	00400000	00400004	00400008	0040000C		00400010	00400014		0040
vsim10:/tb/MyMips/PC/s_pc_in	32'h00400068	100400004	00400008	0040000C	00400010		00400014	00400018		0040
vsim10:/tb/MyMips/Fetch/i_pc	32'h00400064	00000000	100400004	00400008	0040000¢		00400010	00400014		0040
vsim10:/tb/MyMips/Fetch/i_instruction	26hXXXXXXX	0000000	0011001	0280000	0011001		0290000	0011001		02A0
vsim10:/tb/MyMips/Fetch/i_imm	32hXXXXXXXX	00000000	00001001	00000000	00001001	\rightarrow	00000000	00001001		0000
vsim10:/tb/MyMips/Fetch/i_branch										
vsim10:/tb/MyMips/Fetch/i_zero										
vsim10:/tb/MyMips/Fetch/i_jump		_								
vsim10:/tb/MyMips/Fetch/i_RegJump										
vsim10:/tb/MyMips/Fetch/i_BNE										
vsim10:/tb/MyMips/Fetch/i_rs	32'h00000000	00000000		-		\rightarrow	10010000	00000000		1001
vsim10:/tb/MyMips/Fetch/o_pcSrc										
vsim10:/tb/MyMips/Fetch/o_pc	32°h00400064	00000000	00400004	00400008	0040000C		00400010	00400014		0040
vsim10:/tb/MyMips/HazardUnit/i_rs	5ħXX	00		01	00		01	00		01
vsim10:/tb/MyMlps/HazardUnit/i_rt	5ħXX	00	01	108	01		09	01		I OA
vsim10:/tb/MyMips/HazardUnit/i_Opcode	6ħXX	00		OF	23	OF		23	IOF	
vsim10:/tb/MyMips/HazardUnit/i_OpcodeIF	6hXX	00	IOF	23	0F		23	OF		23
vsim10:/tb/MyMips/HazardUnit/i_idrt	5'hXX	00		01	08	01		09	01	
vsim10:/tb/MyMips/HazardUnit/i_exrd		00		.01	08	01		09	01	
vsim10:/tb/MyMips/HazardUnit/i_memrd	5ħXX	00			01	08	01		09	01
vsim10:/tb/MyMips/HazardUnit/i_wbrd	5'h00	00				01	08	01		09
vsim10:/tb/MyMips/HazardUnit/i_regjump										
vsim10:/tb/MyMips/HazardUnit/i_jump										
vsim10:/tb/MyMips/HazardUnit/i_branchTaken										
vsim10:/tb/MyMips/HazardUnit/i_branch										
vsim10:/tb/MyMips/HazardUnit/i_idwe										
vsim10:/tb/MyMips/HazardUnit/i_exwe										
vsim10:/tb/MyMips/HazardUnit/i_wbwe										
💠 vsim10:/tb/MyMips/HazardUnit/o_pcWE										
vsim10:/tb/MyMips/HazardUnit/o_ifWE										
vsim10:/tb/MyMips/HazardUnit/o_flush										
vsim10:/tb/MyMips/HazardUnit/o_stallsw										
vsim10:/tb/MyMips/HazardUnit/o_controlZero	0									
■ ● Nov	v 640 ns	mmhmm		60 ns	80 ns	100 ns	120 ns	140 ns	160 ns	
. Cursor			40 ns	00 115	80 115	100 HS	120 115	140 IIS	100 115	180 ns
										_

control_hazard_avoidance_combo2.s

The waveform output confirms the correct handling of control hazards and delay slots in this program. In Test 1, the bne \$a0, \$a1 evaluates to false (both are 10), so the branch is not taken and the addi \$s3, \$zero, 4 instruction is executed. Similarly, in Test 2, the beq \$a0, \$a2 is false ($10 \neq 99$), so the branch is not taken, and addi \$s4, \$zero, 5 executes as expected. Test 3 shows the jal branch_subroutine instruction correctly jumping to the subroutine, and in Test 4, the beq \$a1, \$a0 is true (both are 10), so the branch is taken and the addi \$s5 is skipped. This confirms that the pipeline correctly handles control hazards, and the delay slots are properly executed or skipped based on branch decisions.

ve - Default :=					YWW.					
	Msgs									
vsim11:/tb/MyMips/IMem/we										
	32'hXXXXXXXX	3C011001	8C240000	3C011001	8C250000		3C011001	8C260004		1485
		Ц								
	32'h00400078	00400004	00400008	0040000C	00400010		00400014	00400018		0040
	32'h00400074	00400000	00400004	00400008	0040000¢		00400010	00400014		0040
	32'h00400078	100400004	00400008	0040000C	00400010		00400014	00400018		0040
vsim11:/tb/MyMips/Fetch/i_pc	32'h00400074	00000000	100400004	00400008	0040000¢		00400010	00400014		10040
vsim11:/tb/MyMips/Fetch/i_instruction	26 hXXXXXXX	0000000	0011001	0240000	0011001		0250000	0011001		0260
vsim11:/tb/MyMips/Fetch/i_imm	32hXXXXXXXX	00000000	00001001	00000000	00001001		00000000	00001001		0000
vsim11:/tb/MyMips/Fetch/i_branch										
vsim11:/tb/MyMips/Fetch/i_zero										
vsim11:/tb/MyMips/Fetch/i_jump										
vsim11:/tb/MyMips/Fetch/i_RegJump										
vsim11:/tb/MyMips/Fetch/i_BNE										
	32'h00000000	00000000					10010000	00000000		1001
vsim11:/tb/MyMips/Fetch/o_pcSrc										
vsim11:/tb/MyMips/Fetch/o_pc	321100400074	00000000	00400004	00400008	0040000¢		00400010	00400014		0040
	5hXX	00		01	00		01	00		01
vsim11:/tb/MyMips/HazardUnit/i_rt	5hXX	00	01	04	01		05	01		106
vsim11:/tb/MyMips/HazardUnit/i_Opcode	6hXX	00		0F	23	0F		23	OF	
	6ħXX	00	OF	23	0F		23	OF		23
	5ħXX	00		01	04	01		05	01	
vsim11:/tb/MyMips/HazardUnit/i_exrd		00		01	04	01		05	01	
vsim11:/tb/MyMips/HazardUnit/i_memrd		00			01	04	01		05	01
	51n00	00				01	04	01		05
vsim11:/tb/MyMips/HazardUnit/i_regjump										
vsim11:/tb/MyMips/HazardUnit/i_exwe										
vsim11:/tb/MyMips/HazardUnit/i_wbwe										
vsim11:/tb/MyMips/HazardUnit/o_controlZero	0									
Nov	740 ns	mandan m	10	midiminidan		100	100		and an anala	
e Cursor:			40 ns	60 ns	80 ns	100 ns	120 ns	140 ns	160 ns	180 ns
Cursor.	Ulis									

[2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

Hazard Type	Test Description	Test File	Coverage Justification
			This test is needed because it
			covers forwarding paths from
			EX/MEM and MEM/WB, and no
	Tests data forwarding		hazard case. These cases are
	from EX/MEM and		handled in the processor so we
	MEM/WB to jr using		want to test that they are actually
R-type (jr)	\$ra and \$t registers	jr_forwarding.s	working.
71 97		, _	This test is needed because it
			covers conditional branches with
	Tests branch decision		register comparisons and delayed
	hazards with beg and		branching logic. These cases are
	bne using back-to-		handled in the processor so we
	back register		want to test that they are actually
I-type (beg, bne)	comparisons	beq_bne_forwarding.s	working.
-, - (,)			This test is needed because it
	Tests return address		Ccovers return address hazards
	(\$ra) written by jal		immediately after jal, with delay,
	and used		and long delay. These cases are
	immediately, after 1		handled in the processor so we
	delay, or after		want to test that they are actually
J-type (jal)	multiple instructions	jal.s	working.
3 type (jai)	manipic manacions	jails	This is needed because it covers
	Tests classic load-use		cases of immediate use, 1-
	hazard requiring		instruction delay, and safe delay
	stalling or forwarding		after load. These cases are handled
	to handle		in the processor so we want to test
Load-use hazard	dependency	load_use.s	that they are actually working.
Load-use Hazard	dependency	loau_use.s	combo1.s tests multiple data
			·
			hazards, including load-use, R-type
			(jr), I-type (beq), and J-type (jal)
			hazards in a MIPS pipeline. The
			program checks if the hazard
			detection unit and forwarding
			mechanisms can handle
	Activates		simultaneous dependencies across
	Activates		different instruction types.
	combinations of		Specifically, it verifies the system's
	different data hazard		ability to forward data and manage
	detection and		control flow hazards, such as
	forwarding cases that		correctly jumping based on the
	can occur		contents of a register. This program
Combination of data hazard	simultaneously within		ensures that the pipeline can
detection and forwarding cases	the pipeline	combo1.s	properly resolve hazards without

			unnecessary stalls or errors.
			combo2.s extends the testing of
			data hazards by introducing
			multiple load-use hazards alongside
			R-type (jr), I-type (bne), and J-type
			(jal) hazards in the pipeline. It
			evaluates how effectively the
			processor handles consecutive
			load-use dependencies and
			whether data forwarding is applied
			correctly for both load and jump
			instructions. The program also
			stresses the control flow logic,
			verifying the proper handling of
			branching and function calls in the
			presence of multiple hazards. This
	Activates		combination of challenges ensures
	combinations of		comprehensive testing of hazard
	different data hazard		detection, forwarding, and branch
	detection and		prediction mechanisms.
	forwarding cases that		
	can occur		
More combinations of data hazard	simultaneously within		
detection and forwarding cases	the pipeline	combo2.s	

[2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

Hazard	Test Description	Test File	Coverage Justification
Type			
Control	Tests branch-if-equal control	beq_tests.s	Verifies pipeline behavior on
hazard beq	hazards with both taken and not-		conditional branches, branch
	taken paths, adjacent branches,		decision latency, and ensures
	and dependent arithmetic		proper flushing or forwarding is
	instructions before/after the		applied when control flow
	branch.		depends on equality comparisons.
Control	Evaluates branch-if-not-equal	bne_tests.s	Confirms correct PC update and
hazard bne	behavior under similar		pipeline behavior under
	conditions as beq, including		conditional inequality checks;
	back-to-back branches and		helps test alternative branching
	branches with register		condition and its hazard
	dependencies.		resolution in the pipeline.
Control	Tests jump-and-link behavior for	jal_tests.s	Ensures proper handling of
hazard jal	subroutine calls. Stores return		function calls, correct saving of
	address in \$ra, executes		the return address, and delay slot
	instructions after the jump, and		behavior. Validates interaction
	checks correct return behavior.		between jumps and return
			addresses in control hazard
			scenarios.

Control	Tests jump-register instructions	jr_tests.s	Verifies behavior of register-
hazard jr	used for returning from		based jumps. Ensures that control
	subroutines. Includes both static		returns properly from a jal call
	jumps to labels and jumps using		and that jump targets stored in
	\$ra. Ensures the jump is executed		registers are handled correctly.
	correctly and does not cause		Confirms predictable PC updates
	infinite loops.		and pipeline continuation.
Combo	Combines beq, bne, jr, and jal in	control_hazard_avoidance_combo1.s	Stresses the pipeline with
multiple	a single pipeline-intensive		overlapping control hazards.
types	scenario. Uses conditional		Verifies correct hazard detection
	branches followed by subroutine		and resolution when multiple
	jumps and returns to create a		types of control flow instructions
	diverse hazard pattern.		interact. Tests branch prediction,
			PC updates, delay slots, and
			pipeline flush logic
			comprehensively.
Combo	Similar to combo1 but varies	control_hazard_avoidance_combo2.s	Increases robustness of testing by
multiple	instruction order, register values,		validating hazard handling logic
types	and target addresses. Ensures		in diverse instruction mixes.
	broad test coverage and that		Ensures correctness and stability
	logic isn't overly specialized to		of the hazard avoidance
	specific values or instruction		mechanism under a different
	sequences.		execution path and runtime
			behavior.

[2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

The maximum frequency our processor can run at is 55.35 MHz.

The critical path goes through the main register file because we can see that component is taking the longest in the output file that the tool flow provides us. Because this component is taking the longest, we know this is the component that our critical path goes through. The critical path as a whole goes though main register, to our xor comparator unit, and then to the fetch module, and then to the PC_SRC select mux, and then to PC module.

```
FMax: 55.35mhz Clk Constraint: 20.00ns Slack: 1.93ns
The path is given below
______
From Node
           : N Reg:IFRegInst|dffg:\NBit DFF:21:dffi|s Q
To Node
           : PC Module:PC|N Reg:g pc|dffg:\NBit DFF:5:dffi|s Q
Launch Clock : iCLK
Latch Clock : iCLK
Data Arrival Path:
Total (ns) Incr (ns)
                       Type Element
0.000
     0.000
                             launch edge time
              3.024 R
     3.024
                             clock network delay
             0.232    uTco N_Reg:IFRegInst|dffg:\NBit_DFF:21:dffi|s_Q
     3.256
     3.256
             0.000 FF CELL IFRegInst|\NBit DFF:21:dffi|s Q|q
             1.353 FF IC MainRegister|g mux1|Mux28~12|datab
     4.609
     5.001
             0.392 FR CELL MainRegister|g mux1|Mux28~12|combout
             0.951 RR IC MainRegister|q mux1|Mux28~13|datad
     5.952
     6.107
             0.155 RR CELL MainRegister|g mux1|Mux28~13|combout
     6.816
             0.709 RR IC MainRegister|g mux1|Mux28~14|datab
     7.161
             0.345 RR CELL MainRegister|g_mux1|Mux28~14|combout
     8.497
             1.336 RR IC MainRegister|g_mux1|Mux28~15|datad
     8.636
              0.139 RF CELL MainRegister|g_mux1|Mux28~15|combout
     8.905
              0.269 FF IC MainRegister|g_mux1|Mux28~16|datab
     9.309
              0.404 FF CELL MainRegister|g_mux1|Mux28~16|combout
     9.724
              0.415 FF
                       IC MainRegister|g_mux1|Mux28~19|dataa
    10.128
              0.404 FF CELL MainRegister|g_mux1|Mux28~19|combout
              0.427 FF
    10.555
                        IC g_zeroflag|Equal0~1|datac
    10.836
              0.281 FF
                      CELL g_zeroflag|Equal0~1|combout
                        IC g_zeroflag|Equal0~4|datab
    11.607
               0.771 FF
    11.957
              0.350 FF CELL g zeroflag|Equal0~4|combout
                        IC g zeroflag|Equal0~20|dataa
    12.233
              0.276 FF
    12.586
              0.353 FF CELL g zeroflag|Equal0~20|combout
                       IC Fetch|g_RegJump|\G_NBit_MUX:27:MUXI|o_0~2|datad
              0.249 FF
    12.835
    12.960
              0.125 FF CELL Fetch|g RegJump|\G NBit MUX:27:MUXI|o 0~2|combout
    14.158
              1.198 FF
                       IC Fetch|g RegJump|\G NBit MUX:7:MUXI|o 0~0|dataa
    14.582
              0.424 FF CELL Fetch|g RegJump|\G NBit MUX:7:MUXI|o 0~0|combout
              0.227 FF IC Fetch|g RegJump|\G NBit MUX:7:MUXI|o 0~1|datad
    14.809
    14.934
              0.125 FF CELL Fetch|q ReqJump|\G NBit MUX:7:MUXI|o 0~1|combout
    15.225
              0.291 FF
                      IC Fetch|g zeroflag|Equal0~3|dataa
             0.424 FF CELL Fetch|g zeroflag|Equal0~3|combout
    15.649
```

@ Q51 FF TC Fetchla zeroflaglEqual@~5|datad