


Test 4 / Test 11 | Port B has the opposite leading drift; memories stay flat
This circuit differs from Test 3. No invariant clock record is measured.

Solid: exact upper signed A branch
Dashed: routing-derived drift



Even part approaches speed 1/2

