Large-scale brain simulations on the desktop using procedural connectivity

James C Knight^{a,1} and Thomas Nowotny^a

^aCentre for Computational Neuroscience and Robotics, School of Engineering and Informatics, University of Sussex, Brighton, United Kingdom

This manuscript was compiled on March 19, 2020

11

12

13

15

17

21

23

11

12

15

20

22

Large-scale simulations of spiking neural networks are important for improving our understanding of the dynamics and ultimately function of brains. However, even small mammals such as mice have approximately 1×10^{12} synaptic connections which are typically charaterized by at least one floating point value per synapse. This amounts to several terabytes of connection data - an unrealistic memory requirement for a single desktop machine. Simulations of large spiking neural networks are therefore typically executed on large distributed supercomputers. This is costly and limits largescale modelling to a select few research groups with the appropriate resources. In this work, we describe extensions to GeNN - our GPU-based spiking neural network simulator - that enable it to 'procedurally' generate connectivity and synaptic weights 'on the go' as spikes are triggered, instead of storing and retrieving them from memory. We find that GPUs are well-suited to this approach because of their raw computational power, which due to memory bandwidth limitations is often under-utilised when simulating spiking neural networks. We demonstrate the value of our approach with a recent model of the Macaque visual cortex consisting of 4.13×10^6 neurons and 24.2×10^9 synapses. Using our new method, this model can be simulated on a single GPU. Our results match those obtained on a supercomputer and the simulation runs faster on a single high-end GPU than a previous simulation executed on over 1000 supercomputer nodes.

spiking neural networks | GPU | high-performance computing | brain simulation

he brain of a mouse has around 70×10^6 neurons, but this number is dwarfed by the 1×10^{12} (?) synapses which connect them. In computer simulations of spiking neural networks, propagating spikes through synapses involves reading a 'row' of synapses connecting a spiking presynaptic neuron to its postsynaptic partners and adding the 'weight' of each synapse in the row to a 'bin' containing the postsynatic neuron's input for the next simulation timestep. Typically, the information describing which neurons are connected by a synapse and with what conductance, is generated before a simulation is run and stored in large matrices in random access memory (RAM). This creates high memory requirements for large-scale brain models, so that they can typically only be simulated on large distributed computer systems using software such as NEST (?) or NEURON (?). By careful design, these simulators can keep the memory requirements for each node constant, even when a simulation is distributed across thousands of nodes (?). However, high performance computer systems are bulky, expensive and consume large amounts of power, meaning that they are typically shared resources that are only accessible to a limited number of researchers and for strongly time-limited investigations.

Neuromorphic systems (? ? ? ? ? ?) take inspiration from the brain and have been developed specifically for simu-

lating large spiking neural networks. One particular relevant feature of the brain is that its memory elements – the synapses - are co-located with the computing elements - the neurons throughout the entire system. In neuromorphic systems, this often translates to dedicating a large proportion of each chip to memory. However, while such on-chip memory is fast, it can only be fabricated at relatively low density meaning that many of these systems economize – either by reducing the maximum number of synapses per neuron to as few as 256 or by reducing the precision of the synaptic weights to 6 (?), 4 (?) or even 1 bit (??). Such strategies allow some classes of spiking neural networks to be simulated very efficiently, but reducing the degree of connectivity in large-scale brain simulations to fit within the constraints of current neuromorphic systems inevitably changes their dynamics (?). Unlike the majority of other neuromorphic systems, the SpiNNaker (?) neuromorphic super-computer is entirely programmable and combines a large amount of on-chip memory with external memories, distributed across the system for the storage of synaptic connectivity. SpiNNaker's external memory bandwidth, on-chip memory capacity and the computational power of each core are all tailored to large-scale brain simulation meaning that the output bins of the synapse processing algorithm can fit in on-chip memory and there is enough external memory bandwidth to fetch synaptic rows fast enough for real-time simulation of large-scale models (?). This is a promising approach for future research but, because of its prototype nature, the availability of SpiNNaker hardware is limited and a physically large system is still required for even moderately-sized simulations (9 boards for a simulation with around 10×10^3 neurons and 300×10^6 synapses (?)).

26

27

28

29

30

31

32

33

34

35

36

37

41

42

43

44

45

47

48

49

50

51

52

53

55

56

57

Modern GPUs have relatively small amounts of on-chip memory and, instead, dedicate the majority of their silicon area to arithmetic logic units (ALUs). GPUs use dedictated

Significance Statement

Authors must submit a 120-word maximum statement about the significance of their research paper written at a level understandable to an undergraduate educated scientist outside their field of speciality. The primary goal of the Significance Statement is to explain the relevance of the work in broad context to a broad readership. The Significance Statement appears in the paper itself and is required for all research papers.

J.K. and T.N. wrote the paper. T.N. is the original developer of GeNN. J.K. is currently the primary GeNN developer and was responsible for extending the code generation approach to the procedural simulation of synaptic connectivity. J.K. performed the experiments and the analysis of the results that are presented in this work.

The authors declare no conflict of interest.

¹To whom correspondence should be addressed. E-mail: J.C.Knightsussex.ac.uk

hardware to rapidly switch between tasks so that the latency of accessing external memory can be 'hidden' behind computation, as long as there is sufficient computation to be performed. For example, the memory latency of a typical modern GPU can be completely hidden if each CUDA core performs approximately 10 arithmetic operations per byte of data accessed from memory. Unfortunately, processing a synapse in a spiking neural network simulation is likely to require accessing approximately 8 B of memory and performing many fewer than the required 80 instructions. This makes synaptic updates highly memory bound. Nonetheless, we have shown in previous work (?) that, as GPUs have significantly higher total memory bandwidth than even the most expensive CPU, moderately sized models of around 10×10^3 neurons and 1×10^9 synapses can be simulated on a single GPU with competitive speed and energy requirements. However, individual GPUs do not have enough memory to simulate truly large-scale brain models and, although small numbers of GPUs can be connected together using the high-speed NVLink (TODO: cite) interconnect, beyond such small GPU clusters, scaling will be dictated by the same communication overheads as for other MPI-based distributed systems.

In this work we present a novel approach which converts large-scale brain simulation from a problem which is memory-bound on a GPU to one where the large amount of computational power available on a GPU can be used to reduce both memory and memory bandwidth requirements and enable truly large-scale brain simulations on a single GPU workstation.

Results

gq

In the following subsections, we will first present two recent innovations in our GeNN simulator (?) which allow simulating large-scale models on a single GPU with it. We will then demonstrate the power of these new features by simulating a recent model of the Macaque visual cortex (?) consisting of 4.13×10^6 neurons and 24.2×10^9 synapses on a single GPU. We find that we not only obtain the same results as in the previous simulation on a high-performance supercomputer, but our simulation also runs faster.

Procedural connectivity. Our GeNN simulator (?) uses code generation to convert neuron and synapse models – described using 'snippets' of C-like code – into CUDA code for GPU simulation. We previously extended GeNN to allow the same approach to be used for generating efficient, parallel model initialisation code from code snippets describing state variable and synaptic connectivity initialisation algorithms (?). Offloading initialisation to the GPU sped up model initialisation by around $20\times$ on a desktop PC (?), suggesting that these initialisation algorithms are well-suited to GPU acceleration. (TODO: something explaining why this is for synapses) In fact, it seems somewhat illogical to run these algorithms only once to fill the limited memory of the GPU with data only to thn read it back throughout the simulation and in so doing overloading the limited memory bandwidth.

What if we could instead 'procedurally' generate connectivity and synaptic weights 'on the go' as spikes are triggered? If we could do this in less than than the 80 instructions required to hide the memory latency in the current approach, this new approach could be *faster* as well as requiring no memory to story connectivity and synaptic weights. Although

this idea has not been previously applied to modern hardware, Eugene Izhivich used a similar approach for simulating an extremely large thalamo-cortical model with 1×10^{11} neurons and 1×10^{15} synapses on a modest PC cluster in 2005 (TODO: cite). Sadly, while this remains an incredible achievement, simulating the model for 1 second of biological time required 50 days of simulation. However, high-end GPUs have thousands of times more compute power than the CPUs available in 2005 and, due to the limited memory bandwidth available to each of their parallel computing elements, are particularly well-suited to this approach.

To demonstrate the performance and scalability of our 'procedurally' generate connectivity, we ran several simulations of a network, initially designed as a medium for experimentation into signal propagation through cortical networks (?), but subsequently widely used as a scalable benchmark (?). The network consists of N integrate-and-fire neurons, partitioned into $\frac{4N}{5}$ excitatory and $\frac{N}{5}$ inhibitory neurons. The populations are connected all-to-all with a fixed $P_{\text{conn}} = 10\%$ probability of a synapse existing between a pair of neurons – this can be described as a Bernoulli distribution $Bern[P_{conn}]$. The Bernoulli distribution can be sampled by repeatedly drawing from the uniform distribution Unif[0,1] and comparing each sample to P_{conn} , but this is innefficient for sparse connectivity. Instead we sample from the geometric distribution $Geom[P_{conn}]$ which describes how the number of Bernoulli trials required to get a success (i.e. a synapse) is distributed. The geometric distribution can be sampled in constant time by inverting the cumulative density function (CDF) of the equivalent continuous distribution (the exponential distribution) to obtain $\frac{\log(\text{Unif}[0,1])}{\log(1-P_{\text{conn}})}$ (? , p499). Therefore, as long as we have the ability to generate a unique but repeatable stream of random number for each presynaptic neuron, we can 'procedurally' generate the postsynaptic targets for each incoming spike in parallel using independent CUDA threads. While suitable random number streams could be provided by a convential random number generator (RNG), this would require a RNG state for each presynaptic neurons which would have a significant memory overhead. Instead, we use a 'counterbased' Philox 4×32 -10 RNG (?). Counter-based RNGs are designed for parallel applications and essentially consist of a function which takes a counter as an input (in this case a 128 bit number) and outputs random numbers.

Kernel merging. While the procedural connectivity approach presented in the previous section allows us to simulate models which would otherwise not fit within the memory of a single GPU, there are additional problems when using code generation to generate simulation code for models with large numbers of neuron and synapse populations.

GeNN and – to the best of our knowledge (?) – all other SNN simulators which use code generation to generate all of their simulation code (as opposed to, for example NESTML (?), which uses code generation to generate neuron simulation code) generate seperate pieces of code to simulate each population of neurons and synapses. This approach allows optimizations such as the hard-coding of constant parameters to be easily performed and, although generating code for models with many populations will result in large code size, C++ CPU code can be easily divided between multiple modules and compiled in parallel, minimizing the effect on build time. However, GPUs can only run a small number of




Fig. 1. Simulation time performance scaling on a range of modern GPUs (colors). A The best performing approach at each scale on each GPU (indicated by the symbols). For the largest models, the procedural method is always best. B Raw performance of each approach on each GPU. Missing bars indicate insufficient memory to simulate.




Fig. 2. Performance of a simulation of $1\,000\,000\,$ LIF neurons driven by a gaussian input current, partitioned into varying numbers of populations. A Compilation time using GCC 7.5.0. **B** Simulation time for an $1\,\mathrm{s}$ simulation. **C** Memory throughput reported by NVIDIA Nsight compute profiler 'Speed of light' metric. **D** Number of 'No instruction' stalls reported by NVIDIA Nsight compute profiler.

kernels – which are equivalent to modules in this context – simultaneously (128 on the latest NVIDIA GPUs (TODO: cite)). Therefore, in GeNN, multiple neuron populations are simulated within each kernel, resulting in code of the form shown in the following pseudocode which illustrates how 3 populations of 1000 neurons could be simulated in a single kernel: (TODO: very minimal sentance about SIMT

179

180

181

182

184

185

186

187 188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

214

215

216

217

218

219

221

222

223

224

228

229

230

231

232

235

238

```
void updateNeurons()
  if(thread < 1000) {
    // Update neuron population A
  else if (thread >= 1000 \&\& thread < 2000) {
    // Update neuron population B
  else if (thread \geq 2000 \&\& thread < 3000) {
       Update neuron population C
}
```

This approach works well for models with small numbers of populations but, as Fig. 2A illustrates, when we partition a model consisting of 1000000 LIF neurons into a large number of populations (increasing the size of the neuron kernel), compilation times increases super-linearly – quickly becoming impractical. Furthermore, Fig. 2B shows that when the model is partitioned into a large number of populations, the simulation also runs much more slowly. We would expect this model to be memory bound as each thread in the model reads 32 B of data and, as we discussed previously, hiding the latency of these memory accesses would require approximately 320 arithmetic operations which is many more than are required to sample from the uniform distribution and update a LIF neuron. Fig. 2C – obtained using data from the NVIDIA Nsight compute profiler (TODO: cite) – shows that this to be true with the memory system being around 90% utilised for small numbers of populations. However, when the model is partitioned into large numbers of populations, the kernel stops being able to efficiently use the memory and become latency bound (neither memory or compute are used efficiently). Investigating further using the profiler showed that this drop in performance was accompanied by an increasing number of "No instruction" stalls as shown in Fig. 2D. Stalls are events which prevent the GPU from doing any work during a clock cycle and the profiler documentation suggests that these particular events are likely to be caused by "Excessively jumping across large blocks of assembly code" (TODO: cite) - which makes sense when we are generating kernels with hundreds of thousands of lines of code. (TODO: is more detail required here as to why?)

To address these issues, we developed a new code generator for GeNN which first 'merges' the model description, grouping populations which can be simulated using the same generated code. From this merged description, structures are generated to store the pointers to state variables and the parameters which differ between merged populations:

```
struct NeuronUpdateGroup
  unsigned int numNeurons;
  float * V:
```

```
};
                                                                                        239
```

241

242

243

244

245

246

247

248

249

250

251

254

255

256

257

258

259

260

261

263

264

265

266

267

268

269

270

271

272

273

275

276

277

278

279

282

283

284

285

286

287

289

290

291

292

294

An array of these structures is then declared for each merged population and each element is initialised with pointers to state variables and parameter values:

```
NeuronUpdateGroup neuronUpdateGroup[3];
neuronUpdateGroup[0] = \{1000, VA\};
neuronUpdateGroup[1] = {1000, VB};
neuronUpdateGroup[2] = {1000, VC};
```

In order for a thread to determine which neuron in which population it should be simulating, we generate an additional data structure - an array containing a cumulative sum of threads used for each population. Each thread performs a simple binary search within this to find the index of the neuron and population it should simulate:

```
unsigned int startThread [3] = \{0, 1000, 2000\}; 253
void updateNeurons()
  if(thread < 3000) {
    // Binary search startThread to determing
    // which population thread should be
    // processed. Then update using variables
    // in neuronUpdateGroup
```

As Fig. 2 shows, this approach entirely solves the issues with compilation time and simulation performance caused by large numbers of populations. Therefore, we apply this approach to initialisation and simulation kernels for both neuron and synapse populations.

The multi-area model. Due to lack of computing power and sufficiently detailed connectivity data, previous models of the cortex have either focussed on modelling individual local microcircuits at the level of individual cells (??) or modelling multiple connected areas at a higher level of abstraction where entire ensembles of neurons are described by a small number of differential equations (TODO: find citation). However, data from several species (TODO: find citation) has shown that cortical activity has distinct features at both the global and local levels which can only be captured by modelling interconnected microcircuits at the level of individual cells. The multi-area model (? ?) does just this – using scaled versions of a previous 4 layer microcircuit model (?) to implement 1 mm² 'patches' for each of 32 areas of the macaque cortex involved in visual processing. The 32 areas are connected together with connectivity based on inter-area axon tracing data from the CoCoMac (?) database, further refined using additional anatomical data (?) and heuristics (?) to obtain estimates for the number of synapses connecting pairs of areas. Synapses between areas are then distributed between the populations which make up each area

By using a supercomputer to simulate a model based on the latest connectivity data and The multi-scale model of the macaque visual cortex (?) developed by

Discussion

• Further scaling - memory only required for neuron param-




Fig. 3. Results of full-scale multi-area model simulation. A-C Raster plots of spiking activity of 3 % of the neurons in area V1 A, V2 B, and FEF C. Blue: excitatory neurons, red: inhibitory neurons. D-F Spiking statistics for each population across all 32 areas simulated using GeNN and NEST shown as split violin plots. Solid lines: medians, Dashed lines: Interquartile range (IQR). D Population-averaged firing rates. E Average pairwise correlation coefficients of spiking activity. F Irregularity measured by revised local variation LvR (?) averaged across neurons.

Learning

295

296

297

299

301 302

303

304

306

307

308

311

312

313 314

315 316 • Hardware for procedural connectivity?

Materials and Methods

Please describe your materials and methods here. This can be more than one paragraph, and may contain subsections and equations as required. Authors should include a statement in the methods section describing how readers will be able to access the data in the paper.

- LIF neuron
- Exponential static synapses
 - Connectivity
 - Parameter values for scaling and merging experiments

Neuron models. The membrane voltage (V_j) of each neuron is modelled as a leaky integrate-and-fire (LIF) unit:

$$\tau_m \frac{dV_j}{dt} = (V_j - V_{rest}) + R_m I_{in_j}$$
 [1]

where τ_m and R_m represent the time constant and resistance of the neuron's cell membrane, V_{rest} defines the membrane voltage the neuron returns to if it receives no synaptic input and I_{inj} represents the input current to the neuron. When the membrane voltage crosses a threshold (V_{thresh}) a spike is emitted, the membrane voltage is reset back to V_{rest} and a countdown timer is started which, while running, disables the integration of further input thus providing a simulated refractory period. Incoming spikes induce an exponentially-shaped input current in I_{inj} :

$$\tau_{syn} \frac{dI_{in_j}}{dt} = -I_{in_j} + I_{p_j} + \sum_{i=0}^{n} w_{ij} \sum_{t_i^f} \delta(t - t_i^f)$$
 [2]

where τ_{syn} represents the time constant with which any spikes (modelled as Dirac delta functions δ) from n presynaptic input neurons occuring at time t are integrated. In addition to its synaptic input, each neuron in the network also receives an independent Poisson input current I_{p_j} (also exponentially shaped by equation 2) which represents input from adjacent cortical regions.

ACKNOWLEDGMENTS. Please include your acknowledgments here, set in a single paragraph. Please do not include any acknowledgments in the Supporting Information, or anywhere else in the manuscript.