CMPE-630 Digital IC Design Laboratory Exercise 7

Autolayout Design Techniques (HDL-Layout)

Brandon Key and Chris Guarini Performed: 9 Dec 2019

Submitted: 9 Dec 2019

Instructor: Dr. Amlan Ganguly TAs: Abhishek Vashist

Andrew Fountain Piers Kwan

By submitting this report, you attest that you neither have given nor have received any assistance (including writing, collecting data, plotting figures, tables or graphs, or using previous student reports as a reference), and you further acknowledge that giving or receiving such assistance will result in a failing grade for this course.

Your Signature:

Contents

1	Abstract	3
2	Design Methodology and Theory	3
3	Results and Analysis 3.1 Layout	31
4	Conclusion	31
5	Appendix 5.1 VHDL 5.2 Leonardo Scripts 5.3 SPICE	81
6	References	89




Figure 1: Figure 1: High Level Block Diagram of the MAC with BIST.

1 Abstract

Integrated Circuit Design is a costly and complex endeavor. Fortunately, automatic tools speed up the process and allow designs that are not possible to create manually. This exercise implemented a 1-Bit ALU and a 16-Bit ALU using autolayout. The autolayout tools generated very reasonable circuits. The 1-Bit ALU has an input frequency of 380.92MHz and a throughput frequency of 553.4MHz, while the 16-bit ALU has an input frequency of 461.02MHz and a throughput frequency of 110.2MHz. The area used by the ALUs was also reasonable with the 1-bit ALU taking up $647.89\mu m^2$ and the 16-bit ALU occupying $9792.5\mu m^2$.

2 Design Methodology and Theory

A cornerstone of IC design is the ability to create large, complex designs from smaller more manageable parts. The project outlined in this exercise calls for the design, testing and layout of a multiply and accumulate (MAC) unit, which takes two 16-bit inputs, multiplies them together, adds them to the value stored in a register, and then stores that output back into the register. The final component should contain a built in self test (BIST) that verifies the functionality of the MAC.

The MAC is composed of a carry-save multiplier, ripple carry full-adder, and parallel register. The BIST is implemented through the use of an LFSR for the inputs, an MISR for the output, and a test controller which controls the timing and sets the test passed and test complete outputs. A full diagram of the MAC with BIST can be seen below in *Figure 1*.

3 Results and Analysis




Figure 2: Full Schematic Page 7




Figure 3: Full Project Block





Figure 4: Full Layout






Figure 6: Full Schematic Page 2




Figure 7: Multiplier Schematic Page 2




Figure 8: Full Layout Close Up View



Figure 9: BIST Test Bench




Figure 10: Full Schematic Page 17




Figure 11: Full Schematic Page 6




Figure 12: nBitAdder Schematic Page 1




Figure 13: Full Schematic Page 27




Figure 14: Full Schematic Page 15







Figure 15: Full Schematic Page 19










Figure 19: MAC block




Figure 20: Full Schematic Page 5





Figure 21: Full Schematic Page 16







Figure 23: Full Schematic Page 26






Figure 25: Full Schematic Page 1 $\,$



Figure 26: nBitRegister 32 Bit Layout




Figure 27: Full Schematic Page 9




Figure 28: nBitRegister 16 Bit Layout




Figure 29: Full Schematic Page 23




Figure 30: Full Schematic Page 28




Figure 31: Full Schematic Page 22




Figure 32: Full Schematic Page 14




Figure 33: Full Schematic Page 13





Figure 34: MAC 16bit Test Bench






Figure 36: Full Schematic Page 18




Figure 37: MAC Test Bench




Figure 38: Full Schematic Page 12




Figure 39: Full Schematic Page 11





Figure 40: Multiplier Schematic Page 1






Figure 42: Full Schematic Page 4




Figure 43: Full Schematic Page 3




Figure 44: Full Schematic Page 25




Figure 45: Full Schematic Page 10




Figure 46: nBitMux 2to1 Layout

- 3.1 Layout
- 3.2 Timing
- 3.3 Power
- 4 Conclusion
- 5 Appendix
- 5.1 VHDL

Listing 1: MAC tb VHDL

```
-- Testbench created online at:
-- www.doulos.com/knowhow/perl/testbench_creation/
-- Copyright Doulos Ltd
-- SD, 03 November 2002

blibrary IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Numeric_Std.all;

entity MAC_tb is
end;
```

```
architecture bench of MAC_tb is
    constant N: integer := 32;
15
    component MAC
       generic( N : integer := 32);
        Port (A: in STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
              B: in STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
              clk : in STDLOGIC;
20
             WE: in STD_LOGIC;
              reset : in STD_LOGIC;
              RegOut : out STD_LOGIC_VECTOR (N-1 downto 0));
    end component;
25
    signal A: STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
    signal B: STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
    signal clk: STD_LOGIC;
    signal WE: STD_LOGIC;
    signal reset: STD_LOGIC;
    signal RegOut: STD_LOGIC_VECTOR (N-1 downto 0);
  begin
    -- Insert values for generic parameters !!
    uut: MAC generic map ( N
                                    => 32)
                 port map ( A
                                    \Rightarrow A.
                                    \Rightarrow B,
                             В
                             clk
                                    => clk,
                            W\!E
                                    \Rightarrow WE.
40
                             reset => reset,
                             RegOut \Rightarrow RegOut);
      clk_proc : process
      begin
45
           if clk = '0' then
               clk <= '1';
           else
               clk <= '0';
          end if;
50
           wait for 50 ns;
      end process;
    stimulus: process
    begin
      -- Put initialisation code here
          WE \le '1';
          reset <= ',1';
          A <= "111111111111111";
60
          wait for 300 ns;
          WE \ll 0;
          A \le "000000000010000";
          B <= "0000000000000001";
          wait for 300 ns;
          WE \ll '1';
          wait for 300 ns;
70
```

Listing 2: ProjectWrapper tb VHDL

```
library IEEE;
  use IEEE. Std_logic_1164.all;
  use IEEE. Numeric_Std. all;
  entity ProjectWrapper_tb is
  end;
  architecture bench of ProjectWrapper_tb is
      constant N : integer := 32;
10
    component ProjectWrapper
        generic( N : integer := 32);
        Port (A: in STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
        B: in STDLOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
        clk: in STD_LOGIC;
        WE: in STD_LOGIC;
         reset : in STD_LOGIC;
         StartTest : in STD_LOGIC;
        RegOut : out STD_LOGIC_VECTOR (N-1 downto 0);
        Pass : out STD_LOGIC;
20
        Complete: out STD_LOGIC
    end component;
    signal A: STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
    signal B: STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
    signal clk: STD_LOGIC;
    signal WE: STD_LOGIC;
    signal reset: STD_LOGIC;
    signal StartTest: STD_LOGIC;
    signal RegOut: STD_LOGIC_VECTOR (N-1 downto 0);
    signal Pass : STDLOGIC;
    signal Complete : STD_LOGIC;
35 begin
    -- Insert values for generic parameters !!
    uut: ProjectWrapper generic map ( N
                                                   => 32)
                             port map (A
                                                  \Rightarrow A.
                                         В
                                                   \Rightarrow B,
40
                                         clk
                                                   => clk,
                                         WE
                                                   \Rightarrow WE,
```

```
reset
                                                    \Rightarrow reset,
                                           StartTest => StartTest,
                                          RegOut
                                                    \Rightarrow RegOut,
45
                                          Pass \Rightarrow Pass,
                        Complete => Complete );
       clk_proc : process
       begin
50
           if clk = '0' then
               clk <= '1';
           else
               clk <= '0';
           end if;
           wait for 50 ns;
      end process;
       stimulus: process
60
       begin
           -- Put initialisation code here
           -- Put test bench stimulus code here
       -- Put initialisation code here
            W\! E <= \phantom{x} , 1 \phantom{x} ; 
           reset <= ',0';
70
           StartTest <= '1';
      A \le "0000000000000010";
           wait for 300 ns;
75
           WE \le '0';
           wait for 300 ns;
           reset <='1';
           A \le "000000000010000";
           B <= "00000000000000001";
WE <= '1';
80
           wait \ for \ 100800 \ ns;
           \mathop{\mathtt{reset}} <= \ '0';
           StartTest <= '0';
           A <= "00000000000000010";
           wait for 600 ns;
           reset \ll '1';
           wait for 600 ns;
      B \le "000000000000100";
90
           wait;
      end process;
       end;
```

Listing 3: FullAdder VHDL

```
: RIT
  --Company
  --Author
                 : Brandon Key
                 : 02/18/2018
  ---Created
  --Project Name : Lab 3
  -File
                 : Full_Adder.vhd
  --Entity
                 : Full_Adder
  --Architecture : behav
  --Tool Version : VHDL '93
  -Description : Entity and behavural description of a full adder
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity Full_Adder is
      port(A,B,Cin : in std_logic;
20
          Sum, Cout : out std_logic
  end Full_Adder;
  architecture behav of Full_Adder
  begin
      -uses select assignment to implement the truth table of a full adder
      sum_proc: with std_logic_vector '(Cin&A&B) select
          '1' when "010",
                 '0' when "011",
                 '1' when "100",
35
                 '0' when "101",
                 '0' when "110",
                 '1' when "111",
                 '0' when others;
40
      Cout_proc: with std_logic_vector'(Cin&A&B) select
          Cout <= '0' when "000",
                  '0' when "001",
                  '0' when "010",
                  '1' when "011",
45
                  '0' when "100",
                  '1' when "101",
                  '1' when "110",
                  '1' when "111",
50
                  '0' when others;
  end behav;
```

Listing 4: FA 1bit VHDL

```
-- Engineer:
                      08:18:41 03/02/2017
  -- Create Date:
5 — Design Name:
  -- Module Name:
                      FA_1bit - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
10 - Description:
  -- Dependencies:
   - Revision:
15 - Revision 0.01 - File Created
  -- Additional Comments:
  library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC.STD.ALL;
  - Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
  --library UNISIM;
  -use UNISIM. VComponents. all;
  entity FA_1bit is
      Port (A: in
                     STD_LOGIC;
             B: in STD_LOGIC;
             Cin: in STD_LOGIC;
             S: out STD_LOGIC;
             Cout : out STD_LOGIC);
  end FA_1bit;
  architecture Behavioral of FA-1bit is
40
  begin
      S \le ((A \text{ xor } B) \text{ xor } Cin); --Sum
      Cout \le (((A xor B) and Cin) or (A and B));—Cout
  end Behavioral;
```

Listing 5: AND2 VHDL

```
- Dependencies:
  -- Revision:
   - Revision 0.01 - File Created
    - Additional Comments:
  library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC.STD.ALL;
25
  - Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
  --library UNISIM;
  --use UNISIM. VComponents. all;
  entity AND2 is
      Port ( A : in STD_LOGIC;
             B: in STDLOGIC;
             F : out STD_LOGIC);
  end AND2;
  architecture Behavioral of AND2 is
  begin
      F \leq A AND B;
  end Behavioral;
```

Listing 6: nBitRegister VHDL

```
---Company
               : RIT
  --Author
                : Brandon Key
  ---Created
                : 2/8/2017
5 -- Project Name : Lab 2
  --File
                : nBitRegister.vhd
  --Entity
                 : nBitRegister
  --Architecture : struct
10 —Revision
  ---Rev 0.01
                : 2/8/2017
  --Tool Version : VHDL '93
  --Description : Entity and behavioral description of an n-bit register
  --Notes
  library ieee;
20 use ieee.std_logic_1164.all;
  entity nBitRegister is
```

```
generic (n : integer := 32);
      Port (
25
          nBitIn : in std_logic_vector(n-1 downto 0); -- n bits to store in the
      register
                 : in std_logic; — Active high write enable
          Reset : in std_logic; -- Async reset, disabled when low
                : in std_logic;
          Y: out std_logic_vector(n-1 downto 0) -- 1 output, n bits wide
30
  end nBitRegister;
35 architecture behav of nBitRegister is
  begin
      output_proc : process (clk, Reset) begin
          if Reset = '0' then
              Y \ll (others \Rightarrow '0');
          elsif clk 'event and clk = '1' then
               if WE = '1' then
45
                  Y <= nBitIn;
              end if:
          end if;
      end process output_proc;
  end behav:
```

Listing 7: Shifter VHDL

```
- Company:
  -- Engineer:
  -- Create Date:
                     09:15:01 03/02/2017
5 — Design Name:
  -- Module Name:
                      Shifter - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
10 — Description:
  -- Dependencies:
  -- Revision:
15 - Revision 0.01 - File Created
  -- Additional Comments:
  library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.MATH_REAL.ALL;
  use IEEE.NUMERIC_STD.ALL;
```

```
-- Uncomment the following library declaration if using
25 - arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC_STD.ALL;
  -- Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
30 — library UNISIM;
  -use UNISIM. VComponents. all;
  entity Shifter is
       generic( N : integer:=16; Namnt : integer :=integer(ceil(log2(real(16)))));
3.5
      Port ( A : in STD_LOGIC_VECTOR (N-1 downto 0);
             amnt: in STD_LOGIC_VECTOR (Namnt-1 downto 0);
             Control: in STD_LOGIC_VECTOR (3 downto 0);
             output : out STD_LOGIC_VECTOR (N-1 downto 0));
40 end Shifter;
  --1100 LSL
  ---1101 LSR
45 --- 1110 ASR
  architecture Behavioral of Shifter is
      signal temp : integer;
  begin
      proc1 : process(Control, amnt, A)
      begin
50
          if control ="1101" then-LSR
               for i in integer range 0 to N-1 loop
                   temp <= to_integer (unsigned (amnt)); -- convert amnt to unsigned integer
      for indexing
                   if i+temp > N-1 then-bits at leftmost
                       output(i) \le 0;
                   else
                       output(i)<=A(i+temp);--right Shift
                   end if;
              end loop;
60
          elsif control ="1100" then --LSL
               for i in integer range 0 to N-1 loop
                   temp<=to_integer(unsigned(amnt)); --convert amnt to unsigned integer
      for indexing
                   if i-temp < 0 then --rightmost bits
                       output (i) \leq 0;
65
                       output(i)<=A(i-temp);--left shift
                   end if;
              end loop;
          else ---ASR
               for i in integer range 0 to N-1 loop
                   temp <= to_integer (unsigned (amnt)); -- convert amnt to unsigned integer
      for indexing
                   if A(N-1)='1' then—negative
                       if i+temp > N-1 then--leftmost bits
                           output(i) <= '1'; -- preserve the negative sign
75
                       else
                           output(i)<=A(i+temp); -- Right Shift
                       end if;
                   else---Positive
```

Listing 8: TestController VHDL

```
- Company:
  -- Engineer:
  -- Create Date:
                     14:56:40 03/15/2017
5 — Design Name:
  -- Module Name:
                     Multiplier - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
10 -- Description:
  -- Dependencies:
   - Revision:
15 - Revision 0.01 - File Created
  -- Additional Comments:
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.numeric_std.all;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  -- Uncomment the following library declaration if using
25 - arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC_STD.ALL;
  - Uncomment the following library declaration if instantiating
  - any Xilinx primitives in this code.
30 — library UNISIM;
  --use UNISIM. VComponents. all;
  entity TestController is
       generic( N : integer := 32);
      Port ( clk : in STDLOGIC;
             StartTest : in STD_LOGIC;
             reset_n : in STD_LOGIC;
             Count: in STD_LOGIC_VECTOR (N-1 downto 0);
             MISR_IN: in STD_LOGIC_VECTOR (N-1 downto 0);
             Complete: out STD_LOGIC;
             Pass: out STDLOGIC:
             TestEN: out STD_LOGIC
             );
  end TestController;
45
```

```
architecture Datapath of TestController is
      signal complete_v , pass_v : STD_LOGIC;
50 begin
      PassProc : process (clk, reset_n) begin
          if reset_n = '0' then
              Pass_v \ll 0;
          elsif rising_edge(clk) then
              1000110010010111110000001111100110") or Pass_v = '1' then
                  Pass_v \ll '1';
              else
                  Pass_v \ll '0';
60
             end if:
          end if;
      end process;
      CompleteProc : process (clk, reset_n) begin
65
          if reset_n = '0' then
              Complete_v \ll 0;
          elsif rising_edge(clk) then
              if count = "0000000000000000000000001111101000" or Complete_v = '1' then
                  Complete_v \leq '1';
70
              else
                  Complete_v \ll '0';
              end if;
          end if;
      end process;
75
      TestProc : process(clk, reset_n) begin
          if reset_n = 0, then
             TestEN \le '0';
          elsif rising_edge(clk) then
              if StartTest = '1', then
                 TestEN \le '1';
                 TestEN \ll '0';
             end if;
85
          end if;
      end process;
      ---Assign outputs
90
      Complete <= Complete_v;
      Pass <= Pass_v;
  end Datapath;
```

Listing 9: Subtractor VHDL

```
-- Create Date:
                     10:15:15 03/19/2017
  -- Design Name:
  -- Module Name:
                     Subtractor - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
10 — Description:
  -- Dependencies:
   - Revision:
  -- Revision 0.01 - File Created
   - Additional Comments:
  library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  -use IEEE.NUMERIC_STD.ALL;
  - Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
  --library UNISIM;
  -use UNISIM. VComponents. all;
  entity Subtractor is
       generic(N : integer :=16);
      Port (A: in STD_LOGIC_VECTOR (15 downto 0);
             B: in STDLOGIC-VECTOR (15 downto 0);
             Output: out STD_LOGIC_VECTOR (15 downto 0));
  end Subtractor;
  architecture Behavioral of Subtractor is
   -Component Declarations
      --Adder, to add 1
40
      component Ripple_Carry_FA is
          generic (N: integer:=16); -- Number of bits in A and B
           Port (A: in STD_LOGIC_VECTOR (N-1 downto 0);
                    B: in STD_LOGIC_VECTOR (N-1 downto 0);
                    Cin: in STD_LOGIC;
45
                    Sum: out STD_LOGIC_VECTOR (N-1 downto 0);
                    Cout : out STD_LOGIC);
      end component;
      --Logic, for bitwise not
50
      component Logic_Unit is
          generic( N : integer :=16);
          Port ( A : in STD_LOGIC_VECTOR (N-1 downto 0);
                  B: in STD_LOGIC_VECTOR (N-1 downto 0);
                  Control: in STD_LOGIC_VECTOR (3 downto 0);
                  output : out STD_LOGIC_VECTOR (N-1 downto 0));
      end component;
  --Signal declarations
60 signal logicOut, negative : STDLOGIC_VECTOR(N-1 downto 0);
  signal logicControl: STDLOGIC-VECTOR(3 downto 0):="1001"; --Set to bitwise NOT
  signal one: STDLOGIC\_VECTOR(N-1 \text{ downto } 0) := "00000000000000001";
```

```
{\color{red} \textbf{signal Cout}} \ : \ {\color{gray} \textbf{STD\_LOGIC}}; -- {\color{gray} \textbf{Not used}}
65 begin
  --Convert Input 2 to a negative number
        -Bitwise not input2
      LOGIC : Logic_Unit
            generic map(N=>N)
            port map(A=>B, B=>A, Control=>logicControl, output=>logicOut);--A=>B because
70
        it does bitwise NOT only on A
       ---Add 1
      ADD1 : Ripple_Carry_FA
            generic map(N=>N)
            port map(A=>logicOut, B=>one, Cin=>'0', Sum=>negative, Cout=>Cout);
75
       --Add the positive A with the newly created negative B
      ADD2 : Ripple_Carry_FA
            generic map(N=>N)
           port map(A=>A, B=>negative, Cin=>'0', Sum=>Output, Cout=>Cout);
80
       --output now has the result of A-B
  end Behavioral;
```

Listing 10: Controller VHDL

```
-Company
                 : RIT
  --Author
                 : Brandon Key
  --Created
                 : 03/29/2018
  --Project Name : Lab 5
                : Controller.vhd
  --File
                : Controller
  --Entity
   -Architecture : behav
   -Tool Version : VHDL '93
  -- Description : Contoller For BIST
15 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.numeric_std.all;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  entity Controller is
      port (
          start_BIST
                     : in std_logic;
          clk : in
                      std_logic;
          rst_n : in
                      std_logic;
          is_testing
                         : out std_logic;
          mul_input_ctrl : out std_logic;
          EN_LFSR
                         : out std_logic;
          rst_n_LFSR
                         : out std_logic;
30
          EN_MISR
                        : out std_logic;
                        : out std_logic
          rst_n_MISR
          );
```

```
end Controller;
35
  architecture struct of Controller is
       type state_type is (multiply, start_test, testing, test_hold);
      signal state, next_state : state_type := multiply;
40
      signal counter : integer;
      begin
           --update the state to the next_state
45
           state_proc : process (clk, rst_n) begin
               if rst_n = 0, then
                   state <= multiply;
               elsif rising_edge(clk) then
                   state <= next_state;
               end if:
           end process state_proc;
      --How to change the state
      next_state_proc : process (clk, rst_n) begin
           if rst_n = 0, then
               next_state <= multiply;</pre>
           elsif rising_edge(clk) then
               case (next_state) is
                   when multiply =>
60
                        if start_BIST = '1' then
                            next_state <= start_test;</pre>
                        else
                            next_state <= multiply;
                       end if:
65
                   when testing =>
                        counter <= counter + 1;</pre>
                        if counter = 255 then
                            next_state <= test_hold;</pre>
                        else
                            next_state <= testing;</pre>
                       end if;
                   when start_test =>
75
                       next_state <= testing;
                        counter \leq 0;
                   when test_hold =>
                        if start_BIST = '1' then
                            next_state <= test_hold;
80
                        else
                            next_state <= multiply;
                       end if;
                   when others =>
                        next_state <= multiply;</pre>
85
               end case;
           end if;
      end process next_state_proc;
90
      --Outputs for the states
      out_proc : process (clk) begin
```

```
if rising_edge(clk) then
                case (state) is
                    when multiply =>
95
                        is_testing \ll 0;
                        mul\_input\_ctrl  <= '1';
                        EN_LFSR
                                   <= '0';
                        rst_n_LFSR \ll 0;
                                 <= '0';
                        EN_MISR
100
                        rst_nMISR \ll '1';
                    when start_test =>
                        is_testing \ll '1';
                        mul_input_ctrl <= '0';
105
                                  <= '1';
                        EN_LFSR
                        rst_n_LFSR \ll '1';
                        EN_MISR
                                   <= '0';
                        rst_n_MISR \ll 0;
110
                     when testing =>
                        is_testing \ll '1';
                        mul_input_ctrl <= '0';
                                   <= '1';
                        EN_LFSR
                        rst_n_LFSR <= '1';
115
                                 <= ',1';
                        EN_MISR
                        rst_n_MISR \ll '1';
                    when test\_hold \Rightarrow
                        is_testing \ll 0;
120
                        mul\_input\_ctrl  <= '0';
                                   <= '0'
                        EN_LFSR
                        rst_n_LFSR \ll '1';
                        EN_MISR
                                   <= '0'
                        rst_n_MISR \ll '1';
                    when others =>
                        is_testing \ll '0';
                        mul_input_ctrl  <= '1';
                                   = '0';
                        EN_LFSR
130
                        rst_n_LFSR <= '0';
                        EN_MISR
                                   <= '0'
                        rst_nMISR \ll 0;
               end case;
           end if;
       end process out_proc;
   end struct;
```

Listing 11: ProjectWrapper VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
```

```
10 -- library UNISIM;
  --use UNISIM. VComponents. all;
  entity ProjectWrapper is
      generic ( N : integer := 32);
      Port (A: in STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
          B: in STDLOGIC-VECTOR ((N/2) - 1 downto 0);
          clk : in STD_LOGIC;
          WE: in STD_LOGIC;
          reset : in STD_LOGIC;
          StartTest : in STD_LOGIC;
20
          RegOut : out STD_LOGIC_VECTOR (N-1 downto 0);
          Pass : out STDLOGIC;
          Complete: out STD_LOGIC
      );
  end ProjectWrapper;
  architecture Behavioral of ProjectWrapper is
      ---COMPONENT DECLARATIONS
      component MAC is
          generic( N : integer := 32);
30
          Port (A: in STDLOGIC-VECTOR ((N/2) - 1 \text{ downto } 0);
              B : in STDLOGIC_VECTOR ((N/2) - 1 downto 0);
              clk : in STD_LOGIC;
              WE: in STD_LOGIC:
              reset : in STDLOGIC;
35
              RegOut : out STD_LOGIC_VECTOR (N-1 downto 0));
      end component;
      component LFSR_32_4 is
          generic (N : integer := 32);
          port (
              clk
                   : in std_logic;
              rst_n : in std_logic;
              en : in std_logic;
              bit_pattern : out std_logic_vector(N-1 downto 0)
45
      end component;
      component MISR_32_4 is
          generic (N : integer := 32);
50
          port (
              MISR_in : in std_logic_vector(N-1 downto 0);
                     : in std_logic;
                    : in std_logic;
                     : in std_logic;
              MISR_out : out std_logic_vector(N-1 downto 0)
              );
      end component;
      component nBitMux_2to1 is
          generic (n : integer := 16);
          port (
              A,B: in std_logic_vector(n-1 downto 0);
              sel : in std_logic;
              Y : out std_logic_vector(n-1 downto
                                                       0)
              );
      end component;
```

```
component TestController is
            generic( N : integer := 32);
70
           Port ( clk : in STD_LOGIC;
                   StartTest : in STD_LOGIC;
                   reset_n : in STD_LOGIC;
                   Count: in STD_LOGIC_VECTOR (N-1 downto 0);
                   MISR_IN: in STD_LOGIC_VECTOR (N-1 downto 0);
                   Complete : out STD_LOGIC;
                   Pass : out STDLOGIC;
                   TestEN: out STD_LOGIC
       end component;
80
       component Counter is
            generic( N : integer := 32);
           Port ( clk : in STD_LOGIC;
                   TestEN : in STD_LOGIC;
8.
                   reset : in STD_LOGIC;
                   Count : out STD_LOGIC_VECTOR (N-1 downto 0));
       end component;
       ---SIGNAL DECLARATIONS
90
       signal MACA, MACB: STDLOGIC-VECTOR ((N/2) - 1 \text{ downto } 0);
       signal MACOUT: STD_LOGIC_VECTOR (N-1 downto 0);
       signal LFSROUT : std_logic_vector(N-1 downto 0);
        signal MISR_out, CounterOut : std_logic_vector(N-1 downto 0);
        signal TestEN : STD_LOGIC;
95
   begin
        -Map those ports
       MACO: MAC
            generic map(N \Rightarrow 32)
            port map (A => MACA, B => MACB,
100
                          clk => clk, WE => WE, reset => reset,
                          RegOut \Rightarrow MACOUT;
       LFSR0 : LFSR_32_4
            generic map (N \Rightarrow 32)
            port map( clk => clk, rst_n => reset, en => TestEN,
                          bit_pattern => LFSROUT);
       MUXA : nBitMux_2to1
            generic map (N \Rightarrow 16)
110
            port map (A \Rightarrow A, B \Rightarrow LFSROUT(N-1 \text{ downto } N/2),
                           sel \Rightarrow TestEN, Y \Rightarrow MACA);
       MUXB : nBitMux_2to1
            generic map (N \Rightarrow 16)
115
            port map (A \Rightarrow B, B \Rightarrow LFSROUT((N/2) - 1 downto 0),
                     sel \implies TestEN, Y \implies MACB);
       MISR0 : MISR_32_4
            generic map(N \Rightarrow 32)
120
            port map( MISR_in => MACOUT, clk => clk,
                          rst_n \implies reset, en \implies TestEN,
                          MISR_out \Rightarrow MISR_out);
       TESTO : TestController
            generic map (N \Rightarrow 32)
            port map(clk => clk, StartTest => StartTest,
```

```
reset_n ⇒ reset, Count ⇒ CounterOut,

MISR_IN ⇒ MISR_out, Complete ⇒ Complete,

Pass ⇒ Pass, TestEN ⇒ TestEN);

COUNTO: Counter

generic map( N ⇒ 32)

port map( clk ⇒ clk, TestEN ⇒ TestEN, reset ⇒ reset,

Count ⇒ CounterOut);

RegOut <= MACOUT;

end Behavioral;
```

Listing 12: Counter VHDL

```
-- Company:
  -- Engineer:
  -- Create Date:
                      14:56:40 03/15/2017
5 — Design Name:
  -- Module Name:
                     Multiplier - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
10 — Description:
  -- Dependencies:
   - Revision:
15 - Revision 0.01 - File Created
  -- Additional Comments:
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.NUMERIC_STD.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
25 —use IEEE.NUMERIC_STD.ALL;
  -- Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
  --library UNISIM;
30 -- use UNISIM. VComponents. all;
  entity Counter is
       generic( N : integer := 32);
      Port ( clk : in STD_LOGIC;
             TestEN : in STD_LOGIC;
35
             reset : in STD_LOGIC;
             Count : out STD_LOGIC_VECTOR (N-1 downto 0));
  end Counter;
40 architecture Behavioral of Counter is
      ---COMPONENT DECLARATIONS
```

```
component nBitAdder is
         generic (n : integer := 32);
45
          port (
             A,B: in std_logic_vector(N-1 downto
             Y : out std_logic_vector(N-1 downto 0);
             CB : out std_logic
             );
50
      end component;
      component nBitRegister_32 is
          generic (n : integer := 32);
         Port (
             nBitIn: in std_logic_vector(n-1 downto 0); -- n bits to store in the
     register
                    : in std_logic; -- Active high write enable
             Reset : in std_logic; -- Async reset, disabled when low
                    : in std_logic;
             Y: out std_logic_vector(n-1 downto 0) -- 1 output, n bits wide
60
         );
     end component;
     ---SIGNAL DECLARATIONS
      signal RegOut, RegIn : STDLOGIC_VECTOR(N-1 downto 0);
      signal cout : STD_LOGIC;
  begin
     --16 bit adder, always adds 1 to value in register
70
     ADDERO : nBitAdder
         generic map(N \Rightarrow 32)
         CB \Rightarrow cout);
     --Holds the current counter value
75
     REGO: nBitRegister_32
         generic map(N \Rightarrow 32)
         port map(nBitIn => RegIn, clk => clk, WE => TestEN, Reset => reset, Y =>
     RegOut);
     --Map output
80
     Count <= RegOut;
  end Behavioral;
```

Listing 13: BIST tb VHDL

```
--Company : RIT
--Author : Brandon Key
--Created : 03/29/2018
--
5 --Project Name : Lab 5
--File : BIST_tb.vhd
--
--Entity : BIST_tb
--Architecture : behav
--
--Tool Version : VHDL '93
--Description : BIST
```

```
LIBRARY ieee;
15 USE ieee.std_logic_1164.ALL;
  use ieee.numeric_std.all;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --USE ieee.numeric_std.ALL;
  ENTITY BIST_tb IS
  END BIST_tb;
25 ARCHITECTURE behavior OF BIST_tb IS
      -- Component Declaration for the Unit Under Test (UUT)
      COMPONENT Wrapper
      PORT(
30
           mul_input : IN std_logic_vector(7 downto 0);
           start_BIST : IN std_logic;
           disp_Sig : IN std_logic;
           clk : IN std_logic;
           rst_n : IN std_logic;
           unused_anode : OUT std_logic;
           hund_anode : OUT     std_logic;
tens_anode : OUT     std_logic;
           ones_anode : OUT std_logic;
           CAn : OUT std_logic;
40
           CBn : OUT std_logic;
           CCn : OUT std_logic;
           CDn : OUT std_logic;
           CEn : OUT
                      std_logic:
           CFn : OUT std_logic;
45
           CGn : OUT std_logic;
           is_Testing : OUT std_logic;
           mul_disp : OUT std_logic_vector(7 downto 0);
           sig_disp : OUT std_logic_vector (7 downto 0)
          );
      END COMPONENT;
     --Inputs
     signal mul_input : std_logic_vector(7 downto 0) := (others => '0');
     signal start_BIST : std_logic := '0';
     signal disp_Sig : std_logic := '0';
     signal clk : std_logic := '0';
     signal rst_n : std_logic := '0';
60
      --Outputs
     signal unused_anode : std_logic;
     signal hund_anode : std_logic;
     signal tens_anode : std_logic;
     signal ones_anode : std_logic;
     signal CAn : std_logic;
     signal CBn : std_logic;
     signal CCn : std_logic;
     signal CDn : std_logic;
     signal CEn : std_logic;
70
     signal CFn : std_logic;
```

```
signal CGn : std_logic;
      signal is_Testing : std_logic;
      signal mul_disp : std_logic_vector(7 downto 0);
      signal sig_disp : std_logic_vector(7 downto 0);
      -- Clock period definitions
      constant clk_period : time := 10 ns;
80 BEGIN
       -- Instantiate the Unit Under Test (UUT)
      uut: Wrapper PORT MAP (
              mul_input => mul_input,
              start_BIST => start_BIST,
85
              disp_Sig => disp_Sig,
              clk \implies clk,
              rst_n \implies rst_n,
              unused_anode => unused_anode,
              hund_anode => hund_anode,
90
              tens_anode => tens_anode,
              ones_anode => ones_anode,
              CAn \implies CAn,
              CBn \Rightarrow CBn,
              CCn \Rightarrow CCn,
              CDn \Rightarrow CDn,
              CEn \implies CEn.
              CFn \implies CFn,
              CGn \Rightarrow CGn,
              is_Testing => is_Testing,
100
              mul_disp => mul_disp,
              sig_disp => sig_disp
            );
      -- Clock process definitions
105
      clk_process : process
      begin
            clk <= '0';
            wait for clk_period/2;
            clk \ll '1';
110
            wait for clk_period/2;
      end process;
      -- Stimulus process
      stim_proc: process
      begin
         -- hold reset state for 100 ns.
         rst_n \ll 0;
         wait for 100 ns;
120
         rst_n <= '1';
         wait for clk_period *3;
         -- insert stimulus here
         start_BIST <= '1';
          wait for clk_period *10;
         start_BIST \ll '0';
          wait for clk_period *30;
         for i in 0 to 5 loop
130
```

```
start_BIST <= '1';
            mul_input <= std_logic_vector(to_unsigned(i, mul_input'length));</pre>
            wait for clk_period *2;
            start_BIST \ll '0';
            wait for clk_period *2;
135
         end loop;
          wait for clk_period *270;
140
         start_BIST <= '1';
          wait for clk_period *300;
          start_BIST \ll '0';
          wait for clk_period *10;
          wait;
145
      end process;
  END;
```

Listing 14: Multiplier VHDL

```
- Company:
  - Engineer:
  -- Create Date:
                      14:56:40 03/15/2017
  -- Design Name:
  -- Module Name:
                      Multiplier - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
10 - Description:
  -- Dependencies:
   - Revision:
15 - Revision 0.01 - File Created
  -- Additional Comments:
  library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.NUMERIC_STD.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
25 —use IEEE.NUMERIC.STD.ALL;
  - Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
  --library UNISIM;
30 -- use UNISIM. VComponents. all;
  entity Multiplier is
       generic( N : integer :=32);
      Port (A: in STD_LOGIC_VECTOR ((N/2)-1 \text{ downto } 0);
             B: in STD_LOGIC_VECTOR ((N/2)-1 \text{ downto } 0);
35
             Product : out STD_LOGIC_VECTOR (N-1 downto 0));
  end Multiplier;
```

```
architecture Behavioral of Multiplier is
      ---COMPONENT DECLARATIONS
40
      component ANDADD is
          Port ( A : in STD_LOGIC;
                    B: in STD_LOGIC;
                    D: in STD_LOGIC;
                    Cin: in STD_LOGIC;
45
                    Sum : out STD_LOGIC;
                    Cout : out STD_LOGIC);
      end component;
      component AND2 is
50
          Port ( A : in STD_LOGIC;
             B: in STD_LOGIC;
             F : out STD_LOGIC);
      end component;
      --SIGNAL DECLARATIONS
      signal Cin : STD_LOGIC := '0';
      signal Cout: STD_LOGIC := '0';
      signal F: STDLOGIC-VECTOR(N*N downto 0); -- interconnections within multiplier
     between adders and AND gates
      signal CoutArray : STDLOGIC-VECTOR(N*N downto 0); -- Signals used by the Cout
     between the 1 bit full adders
60 begin
          forrow: for i in integer range 0 to (N/2)-1 generate —Loop down the levels
              if0 : if i = 0 generate --top level, just AND gates
                  ANDOGEN: for j in integer range 0 to (N/2)-1 generate
                      AND0 : AND2
                           port map(A=>A(i), B=>B(j), F=>F(j));
                      end generate ANDOGEN;
                  Product(0) <= F(0); -- Assign first product
              end generate if0;
70
              ifn0: if i>0 generate—everything else
                  forcol: for j in integer range 0 to (N/2)-1 generate
                      -Generate the first full adder / and gate combo of the row
                      GEN0 : if j = 0 generate
                          ANDADDO : ANDADD
                               port map(A=>A(i), B=>B(j), D=>F((N/2)*(i-1)+(j+1)), Cin=>
     Cin, Cout = > CoutArray((N/2)*i+j), Sum = > F((N/2)*i+j)); --Tons of 2D arrays as 1D
     arrays
                               --D=>The sum of the full adder in the previous row and
     next column (i-1) (j+1).
                               ---Cout=>Corresponding coordinate in CoutArray for this
      full adder [i,j].
                              --Sum=> Corresponding coordinate in F array for this
      full adder [i,j].
                           -- Assign the sum of the first adder of the row to its
      respective product bit
                           Product(i) \le F((N/2) * i + j);
                      end generate GENO;
                      --Last full adder of the first row, D has to be 0
                      GEN1N : if i=1 AND j=((N/2)-1) generate
                          ANDADD1N : ANDADD
```

```
port map(A=>A(i), B=>B(j), D=>Cin, Cin=>CoutArray((N/2)*i+(i))
       j-1), Cout=>CoutArray((N/2)*i+j), Sum=>F((N/2)*i+j));
                                    --D=>Cin, which is equal to 0
90
                                    --Cin=>Cout of previous full adder in same row (j-1)
                                     --Cout=>Corresponding coordinate in CoutArray for
       this full adder [i,j].
                                    ---Sum=> Corresponding coordinate in F array for this
        full adder [i,j].
                        end generate GEN1N;
95
                        --Generate the last full adder / and gate combo of the row
                        GENN: if i/=1 AND j=((N/2)-1) generate
                            ANDADDN : ANDADD
                                port map(A=>A(i), B=>B(j), D=>CoutArray((N/2)*(i-1)+j), Cin
100
      \RightarrowCoutArray((N/2)*i+(j-1)),Cout\RightarrowCoutArray((N/2)*i+j),Sum\RightarrowF((N/2)*i+j));\longrightarrowMap
       the last full adder in line
                                    ---D=>The Cout of the last full adder of the previous
       row (i-1)
                                    --Cin=>Cout of previous full adder in same row (j-1)
                                    ---Cout=>Corresponding coordinate in CoutArray for
       this full adder [i,j].
                                    ---Sum=> Corresponding coordinate in F array for this
        full adder [i,j].
                            -- Assign Sum and Cout to Product of the last row's last full
        adder
                            GENNI: if i=(N/2)-1 generate
                                Product(N-1) \le CoutArray((N/2)*i+j);—Product bit from
       Cout
                                Product(i+j) \le F((N/2)*i+j);—Product bit from Sum
                            end generate GENNI;
                        end generate GENN;
                        -Generate all the other full adders / AND gate combos
                        GENX: if j/=((N/2)-1) AND j>0 generate
                            ANDADDX : ANDADD
                                port map(A = > A(i), B = > B(j), D = > F((N/2)*(i-1)+(j+1)), Cin
      = CoutArray((N/2)*i+j), Cout=> CoutArray((N/2)*i+j), Sum=> F((N/2)*i+j));
                                    --D=>The Cout of the last full adder of the previous
       row (i-1)
                                    --Cin=>Cout of previous full adder in same row (j-1)
                                    --Cout=>Corresponding coordinate in CoutArray for
120
       this full adder [i,j].
                                    --Sum=> Corresponding coordinate in F array for this
        full adder [i,j].
                            -- Assign Product bits the sum bits of the last row of full
       adders
                            GENXI : if i = ((N/2)-1) generate
                                Product(i+j) \le F((N/2)*i+j);—Assign the sum to the
125
       respective product bit
                            end generate GENXI;
                        end generate GENX;
130
                    end generate forcol;
```

54

```
end generate ifn0;
end generate forrow;

end Behavioral;
```

Listing 15: LFSR 32 4 VHDL

```
-Company
                 : RIT
  --Author
                 : Brandon Key
  ---Created
                 : 03/08/2018
5 -- Project Name : Lab 5
  --File
                 : LFSR_32_4.vhd
                 : LFSR_32_4
  --Entity
  --Architecture : behav
10
  --Tool Version : VHDL '93
  -- Description : LFSR_32_4 8 bit output, 4 tap LFSR.
15 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.numeric_std.all;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
20 entity LFSR_32_4 is
      generic (N : integer := 32);
      port (
          clk
               : in std_logic;
          rst_n : in std_logic;
25
               : in std_logic;
          bit_pattern : out std_logic_vector(N-1 downto 0)
          );
  end LFSR_32_4;
30 architecture behav of LFSR_32_4
      signal internal_reg : std_logic_vector(N-1 downto 0);
      constant SEED : std_logic_vector(N-1 downto 0) := x"12345678";
35
      begin
          bit_pattern <= internal_reg;
          --update the state to the next_state
40
          the_proc : process (clk, rst_n) begin
              if rst_n = 0, then
                  internal_reg <= SEED;
              elsif rising_edge(clk) then
45
                  if en = '1' then
                      --taps at 32,20,26,25
                      internal_reg(0) \le internal_reg(1);
                      internal_reg(1) <= internal_reg(2);
                       internal_reg(2) <= internal_reg(3);
                       internal_reg(3) <= internal_reg(4);
```

```
internal_reg(4) <= internal_reg(5);
                       internal_reg(5) \le internal_reg(6);
                       internal_reg(6) \le internal_reg(7);
                       internal_reg(7) \le internal_reg(8);
                        internal_reg(8) \le internal_reg(9);
55
                        internal_reg(9) \le internal_reg(10);
                       internal_reg(10) <= internal_reg(11);
                       internal_reg(11) <= internal_reg(12);
                        internal_reg(12) <= internal_reg(13);
                        internal_reg(13) \le internal_reg(14);
                        internal_reg(14) \le internal_reg(15);
                        internal_{reg}(15) \le internal_{reg}(16);
                        internal_reg(16) \le internal_reg(17);
                        internal_reg(17) \le internal_reg(18);
                        internal_reg(18) <= internal_reg(19);
65
                       internal_{reg}(19) \le internal_{reg}(20)  xor internal_{reg}(0);
                        internal_reg(20) \le internal_reg(21);
                        internal_reg(21) \le internal_reg(22);
                        internal_{reg}(22) \le internal_{reg}(23);
                        internal_reg(23) <= internal_reg(24);
70
                        internal_{reg}(24) \le internal_{reg}(25)  xor internal_{reg}(0);
                        internal_reg(25) <= internal_reg(26) xor internal_reg(0);
                        internal_reg(26) \le internal_reg(27);
                        internal_reg(27) \le internal_reg(28);
                        internal_{reg}(28) \le internal_{reg}(29);
75
                        internal_reg(29) <= internal_reg(30);
                        internal_reg(30) \le internal_reg(31);
                       internal_reg(31) \le internal_reg(0);
                   end if:
               end if;
          end process the proc;
85 end
      behav;
```

Listing 16: LFSR 8 4 VHDL

```
--Company
                  : RIT
  --Author
                  : Brandon Key
  ---Created
                  : 03/08/2018
  ---Project Name : Lab 5
                  : LFSR_8_4.vhd
  --File
  --Entity
                  : LFSR_8_4
   -Architecture : behav
  --Tool Version : VHDL '93
  -- Description : LFSR<sub>8-4</sub> 8 bit output, 4 tap LFSR.
15 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.numeric_std.all;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
20 entity LFSR_8_4 is
```

```
port (
                : in std_logic;
          clk
          rst_n : in std_logic;
               : in std_logic;
          bit_pattern : out std_logic_vector(7 downto 0)
          );
  end LFSR<sub>-8-4</sub>;
  architecture behav of LFSR_8_4 is
30
      signal internal_reg : std_logic_vector(7 downto 0);
      constant SEED : std_logic_vector(7 downto 0) := x"6A";
      begin
35
          bit_pattern <= internal_reg;
          --update the state to the next_state
          the_proc : process (clk, rst_n) begin
40
               if rst_n = 0, then
                   internal_reg <= SEED;</pre>
               elsif rising_edge(clk) then
                   if en = '1' then
                       --taps at 7,5,4,3
45
                       internal_reg(0) \le internal_reg(1);
                       internal_reg(1) <= internal_reg(2);
                       internal_reg(2) \le internal_reg(3);
                       internal_reg(3) <= internal_reg(4) xor internal_reg(0);
                       internal_reg(4) <= internal_reg(5) xor internal_reg(0);
                       internal_reg(5) <= internal_reg(6) xor internal_reg(0);
                       internal_reg(6) <= internal_reg(7);
                       internal_reg(7) <= internal_reg(0);
                   end if;
               end if:
55
          end process the_proc;
  end
       behav;
```

Listing 17: MAC VHDL

```
library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.NUMERIC_STD.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
25 —use IEEE.NUMERIC.STD.ALL;
  - Uncomment the following library declaration if instantiating
  - any Xilinx primitives in this code.
  --library UNISIM;
30 -- use UNISIM. VComponents. all;
  entity MAC is
       generic ( N : integer := 32);
      Port (A: in STDLOGIC-VECTOR ((N/2) - 1 \text{ downto } 0);
             B: in STD_LOGIC_VECTOR ((N/2) - 1 \text{ downto } 0);
35
             clk: in STD_LOGIC;
             WE: in STD_LOGIC;
             reset : in STDLOGIC;
             RegOut : out STD_LOGIC_VECTOR (N-1 downto 0));
  end MAC;
  architecture Behavioral of MAC is
      ---COMPONENT DECLARATIONS
      component Multiplier is
          generic(N:integer:=32);
45
          Port ( A : in STD_LOGIC_VECTOR ((N/2)-1 \text{ downto } 0);
                  B: in STDLOGIC_VECTOR ((N/2)-1 \text{ downto } 0);
                  Product : out STD_LOGIC_VECTOR (N-1 downto 0));
      end component;
50
      component nBitAdder is
          generic (n : integer := 32);
          port (
              A,B : in std_logic_vector(N-1 downto 0);
              Y : out std_logic_vector(N-1 downto
              CB : out std_logic
              );
      end component;
      component nBitRegister is
          generic (n : integer := 32);
          Port (
              nBitIn : in std_logic_vector(n-1 downto 0); -- n bits to store in the
      register
                     : in std_logic; -- Active high write enable
                     : in std_logic; -- Async reset, disabled when low
65
                     : in std_logic;
              Y: out std_logic_vector(n-1 downto 0) -- 1 output, n bits wide
          );
      end component;
70
      component nBitRegister_32 is
          generic (n : integer := 32);
          Port (
              nBitIn : in std_logic_vector(n-1 downto 0); -- n bits to store in the
```

```
register
                W\!E
                        : in std_logic; -- Active high write enable
75
                        : in std_logic; -- Async reset, disabled when low
                        : in std_logic;
                Y: out std_logic_vector(n-1 downto 0) -- 1 output, n bits wide
            );
       end component;
80
       component nBitRegister_16 is
            generic (n : integer := 16);
            Port (
                nBitIn: in std_logic_vector(n-1 downto 0); -- n bits to store in the
8.
       register
                        : in std_logic; -- Active high write enable
                Reset : in std_logic; -- Async reset, disabled when low
                        : in std_logic;
                Y: out std_logic_vector(n-1 downto 0) -- 1 output, n bits wide
            );
90
       end component;
       --SIGNAL DECLARATIONS
       signal MultA, MultB: STDLOGIC-VECTOR((N/2)-1 downto 0);
       signal Product : STD_LOGIC_VECTOR(N-1 downto 0);
        signal adderA, adderB, adderOut : STD_LOGIC_VECTOR(N-1 downto 0);
        signal cout : STD_LOGIC;
   begin
100
       RegMultInA : nBitRegister_16
            generic map (N \Rightarrow 16)
            port map(nBitIn \Rightarrow A,
                WE \Rightarrow '1', clk \Rightarrow clk, Reset \Rightarrow reset,
                Y \implies MultA
105
            );
         RegMultInB : nBitRegister_16
          generic map (N \Rightarrow 16)
          port map(nBitIn => B,
                WE \Rightarrow '1', clk \Rightarrow clk, Reset \Rightarrow reset,
                Y => MultB
         );
       MULT1: Multiplier
            generic map (N \Rightarrow 32)
            port map(A => MultA, B => MultB, Product => Product);
       RegMultOut : nBitRegister_32
            generic map (N \Rightarrow 32)
120
            port map(nBitIn => Product, WE => '1', Reset => reset, clk => clk, Y =>
       adderB);
       BigBoyReg : nBitRegister_32
            generic map (N \Rightarrow 32)
            port map(nBitIn => adderOut, WE => WE, Reset => reset, clk => clk, Y =>
125
       adderA);
       ADD1 : nBitAdder
            generic map (N \Rightarrow 32)
            port map( A => adderA, B => adderB, Y => adderOut, CB => cout);
```

```
RegOut <= adderA;
end Behavioral;
```

Listing 18: MISR 32 4 VHDL

```
-Company
                 : RIT
   -Author
                 : Brandon Key
   -Created
                 : 03/08/2018
5 -- Project Name : Lab 5
  --File
                : MISR_32_4.vhd
  --Entity
                 : MISR_32_4
  --Architecture : behav
  --Tool Version : VHDL '93
  -- Description : MISR_32_4 32 bit output, 4 tap MISR.
15 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.numeric_std.all;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
20 entity MISR_32_4 is
      generic (N : integer := 32);
      port (
          MISR_in : in std_logic_vector(N-1 downto 0);
                  : in std_logic;
25
          rst_n : in std_logic;
                  : in std_logic;
          MISR_out : out std_logic_vector(N-1 downto 0)
  end MISR_32_4;
30
  architecture behav of MISR_32_4
      signal internal_reg : std_logic_vector(N-1 downto 0);
      constant SEED: std_logic_vector(N-1 downto 0) := x"12345678";
      begin
          MISR_out <= internal_reg;
40
          --update the state to the next_state
          the_proc : process (clk, rst_n) begin
              if rst_n = 0, then
                  internal_reg <= SEED;</pre>
              elsif\ rising\_edge(clk)\ then
45
                  if en = '1' then
                       --taps at 32,20,26,25
                       internal_{reg}(0) \le internal_{reg}(1) \times MISR_{in}(0);
                       internal_reg(1) <= internal_reg(2) xor MISR_in(1);
                       internal_reg(2) <= internal_reg(3) xor MISR_in(2);
50
                       internal_reg(3) \le internal_reg(4)
                                                             xor MISR_in(3);
                       internal_reg(4) <= internal_reg(5) xor MISR_in(4);
```

```
internal_reg(5) \le internal_reg(6)
                                                                         xor MISR_in(5);
                                                                         xor MISR_in(6);
                            internal_reg(6)
                                               \leq internal_reg(7)
                                                                         xor MISR_in (7);
                           internal_reg(7)
                                                \leq internal_reg(8)
                            internal_reg(8)
                                               \leq internal_reg(9)
                                                                         xor MISR_in(8);
                            internal_{reg}(9) \le internal_{reg}(10) \times or MISR_{in}(9);
                            internal_{reg}(10) \le internal_{reg}(11) \text{ xor } MISR_{in}(10);
                            internal_{reg}(11) \le internal_{reg}(12) \times or MISR_{in}(11);
                            internal_{reg}(12) \le internal_{reg}(13) \text{ xor } MISR_{in}(12);
60
                            internal_{reg}(13) \le internal_{reg}(14) \text{ xor } MISR_{in}(13);
                            internal_{reg}(14) \le internal_{reg}(15) \text{ xor } MISR_{in}(14);
                            internal_{reg}(15) \le internal_{reg}(16) \text{ xor } MISR_{in}(15);
                            internal_{reg}(16) \le internal_{reg}(17) \times or MISR_{in}(16);
                            internal_{reg}(17) \le internal_{reg}(18) \text{ xor } MISR_{in}(17);
65
                            internal_reg(18) \le internal_reg(19) xor MISR_in(18);
                            internal_{reg}(19) \le internal_{reg}(20) \text{ xor } MISR_{in}(19) \text{ xor}
       internal_reg(0);
                            internal_{reg}(20) \le internal_{reg}(21) \text{ xor } MISR_{in}(20);
                            internal_{reg}(21) \le internal_{reg}(22) \text{ xor } MISR_{in}(21);
                            internal_{reg}(22) \le internal_{reg}(23) \text{ xor } MISR_{in}(22);
70
                           internal_reg(23) \le internal_reg(24)  xor MISR_in(23);
                            internal_{reg}(24) \le internal_{reg}(25) \text{ xor } MISR_{in}(24) \text{ xor}
       internal_reg(0);
                            internal_{reg}(25) \le internal_{reg}(26) \text{ xor } MISR_{in}(25) \text{ xor}
       internal_reg(0);
                           internal_reg(26) <= internal_reg(27) xor MISR_in(26);
                           internal_{reg}(27) \le internal_{reg}(28) \text{ xor } MISR_{in}(27);
75
                           internal_reg(28) <= internal_reg(29) xor MISR_in(28);
                            internal_{reg}(29) \le internal_{reg}(30) \text{ xor } MISR_{in}(29);
                            internal_{reg}(30) \le internal_{reg}(31) \text{ xor } MISR_{in}(30);
                            internal_{reg}(31) \le internal_{reg}(0) \quad xor \quad MISR_{in}(31);
                      end if;
80
                 end if:
            end process the proc;
  end
        behav;
```

Listing 19: nBitRegister tb VHDL

```
Company:
   - Engineer:
                     16:49:10 02/08/2018
    Create Date:
  -- Design Name:
  -- Module Name:
                     /home/ise/DSDII/Lab/Lab2/Project/lab2/nBitRegister_tb.vhd
  -- Project Name:
                     lab2
  -- Target Device:
  - Tool versions:
  -- Description:
   - VHDL Test Bench Created by ISE for module: nBitRegister
     Dependencies:
15
   - Revision:
  -- Revision 0.01 - File Created
   - Additional Comments:
```

```
20 -- Notes:
  - This testbench has been automatically generated using types std_logic and
  -- std_logic_vector for the ports of the unit under test. Xilinx recommends
  -- that these types always be used for the top-level I/O of a design in order
  -- to guarantee that the testbench will bind correctly to the post-implementation
25 -- simulation model.
  LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
  use ieee.numeric_std.all;
   - Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --USE ieee.numeric_std.ALL;
35 ENTITY nBitRegister_tb IS
  END nBitRegister_tb;
  ARCHITECTURE behavior OF nBitRegister_tb IS
      constant N : integer := 4;
40
      -- Component Declaration for the Unit Under Test (UUT)
      COMPONENT nBitRegister
      generic (n : integer := 32);
45
      PORT(
            nBitIn : in std_logic_vector(n-1 downto 0); -- n bits to store in the
      register
                   : in std_logic; -- Active high write enable
            Reset: in std_logic; -- Async reset, disabled when low
                   : in std_logic;
50
            Y: out std_logic_vector(n-1 downto 0) -- 1 output, n bits wide
          );
      END COMPONENT;
     --Inputs
     signal \ nBitIn : std_logic_vector(n-1 \ downto \ 0) := (others \Rightarrow '0');
     signal WE : std_logic := '0';
     signal Reset : std_logic := '0';
     signal clk : std_logic := '0';
      --Outputs
     signal Y : std_logic_vector(n-1 downto 0);
     -- Clock period definitions
     constant clk_period : time := 100 ns;
  BEGIN
      -- Instantiate the Unit Under Test (UUT)
     uut: nBitRegister
     generic map (N \Rightarrow N)
     PORT MAP (
            nBitIn => nBitIn,
            WE \implies WE
75
            Reset => Reset,
            clk => clk,
```

```
Y \Rightarrow Y
            );
80
      -- Clock process definitions
      clk_process : process
      begin
            clk <= '0';
            wait for clk_period/2;
85
            clk <= '1';
            wait for clk_period/2;
      end process;
90
      -- Stimulus process
      stim_proc: process
      begin
                -- hold reset state for 100 ns.
                Reset \leq '0';
95
          wait for (1*clk_period + 15 ns);
                Reset <= '1';
          wait for clk_period *1;
                -- Setup Complete, Time to load
100
        -Load each register 1 by 1
         WE \ll '1';
         wait for clk_period;
         nBitIn \le x"D";
         wait for clk_period;
105
         WE \ll '0';
         nBitIn \ll x"E";
          wait for clk_period;
110
         WE \le '1';
         wait for clk_period;
          for i in 0 to 15 loop
            nBitIn <= std_logic_vector(to_unsigned(i, nBitIn'length));</pre>
            wait for clk_period *1;
         end loop;
         wait;
      end process;
120 END;
```

Listing 20: nBitAdder VHDL

```
--Company : RIT
--Author : Brandon Key
--Created : 02/18/2018
--
5 --Project Name : Lab 3
--File : nBitAdder.vhd
--
--Entity : nBitAdder
--Architecture : struct
--
--Tool Version : VHDL '93
--Description : Entity and structural description of an adder subtractor
```

```
: SEL = 0 : A+B = Y
                  : SEL = 1 : A-B = Y
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.numeric_std.all;
20 use work.globals.all;
  entity nBitAdder is
      generic (n : integer := 32);
      port (
          A,B : in std_logic_vector(n-1 downto
                                                      0);
25
          Y : out std_logic_vector(n-1 downto
          CB : out std_logic
      nBitAdder;
  end
  architecture struct of nBitAdder is
      component full-adder is
           port(A,B,Cin : in std_logic;
               Sum, Cout : out std_logic
35
       end component full_adder;
      -- Create an array to hold all of the carries
      type carry_array is array (n-1 downto 0) of std_logic;
40
      signal c_array : carry_array;
  begin
45
      generate_adders : for i in 0 to n-1 generate
           i_first: if i = 0 generate
               --The first adder gets SEL as the Cin
               adder : full_adder port map(
                   A \Rightarrow A(i).
                   B \Rightarrow B(i),
                   Cin \Rightarrow '0',
                   Sum \Rightarrow Y(i),
                   Cout => c_array(i)
           end generate i_first;
           i_{last}: if i = (n-1) generate
               -- The last adder doesn't have a carry out
               adder : full_adder port map(
60
                   A \Rightarrow A(i),
                   B \Rightarrow B(i),
                   Cin \Rightarrow c_array(i-1),
                   Sum \Rightarrow Y(i),
                   Cout =>c_array(i)
65
               );
           end generate i_last;
           --Middle adders
           i_{mid}: if (i \neq 0) and (i \neq (n-1)) generate
70
               adder : full_adder port map(
```

```
A \Rightarrow A(i),
B \Rightarrow B(i),
Cin \Rightarrow c_{array}(i-1),
Sum \Rightarrow Y(i),
Cout \Rightarrow c_{array}(i)
);
end \ generate \ i_{mid};
end \ generate \ generate_{adders};
CB <= c_{array}(n-1);
end \ struct;
```

Listing 21: nBitRegister 16 VHDL

```
--Company
                 : RIT
  --Author
                 : Brandon Key
                 : 2/8/2017
  --Created
  ---Project Name : Lab 2
                 : nBitRegister_16.vhd
  --File
  --Entity
                 : nBitRegister_16
  --Architecture : struct
10 —Revision
                : 2/8/2017
  --Rev 0.01
  -Tool Version : VHDL '93
  -- Description : Entity and behavioral description of an n-bit register
15
  -Notes
  library ieee;
use ieee.std_logic_1164.all;
  entity nBitRegister_16 is
      generic (n : integer := 16);
      Port (
25
          nBitIn : in std_logic_vector(n-1 downto 0); -- n bits to store in the
      register
                 : in std_logic; -- Active high write enable
          Reset : in std_logic; -- Async reset, disabled when low
              : in std_logic;
          Y: out std_logic_vector(n-1 downto 0) -- 1 output, n bits wide
30
  end nBitRegister_16;
35 architecture behav of nBitRegister_16 is
  begin
      output_proc : process (clk, Reset) begin
```

Listing 22: MISR 8 4 VHDL

```
: RIT
  ---Company
  --Author
                 : Brandon Key
  --Created
                 : 03/08/2018
  ---Project Name : Lab 5
                 : MISR_8_4.vhd
  --File
  --Entity
                 : MISR_8_4
  --Architecture : behav
  --Tool Version : VHDL '93
  -- Description : MISR_8_4 8 bit output, 4 tap MISR.
15 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.numeric_std.all;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  entity MISR_8_4 is
      port (
          MISR_in : in std_logic_vector(7 downto 0);
                 : in std_logic;
          rst_n : in std_logic;
                  : in std_logic;
25
          MISR_out : out std_logic_vector(7 downto 0)
          );
  end MISR_8_4;
  architecture behav of MISR_8_4 is
      signal internal_reg : std_logic_vector(7 downto 0);
      constant SEED : std_logic_vector(7 downto 0) := x"6A";
35
      begin
          MISR_out <= internal_reg;
          --update the state to the next_state
40
          the_proc : process (clk, rst_n) begin
              if rst_n = 0, then
```

```
internal_reg <= SEED;</pre>
               elsif rising_edge(clk) then
                    if en = '1' then
45
                        --taps at 7,5,4,3
                        internal_{reg}(0) \le internal_{reg}(1) \times MISR_{in}(0);
                        internal_reg(1) <= internal_reg(2) xor MISR_in(1);
                        internal_reg(2) <= internal_reg(3) xor MISR_in(2);
                        internal_reg(3) <= internal_reg(4) xor MISR_in(3) xor
50
      internal_reg(0);
                        internal_reg(4) <= internal_reg(5) xor MISR_in(4) xor
      internal_reg(0);
                        internal_{reg}(5) \le internal_{reg}(6) \times or MISR_{in}(5) \times or
      internal_reg(0);
                        internal_reg(6) \le internal_reg(7) xor MISR_in(6);
                        internal_reg(7) \le internal_reg(0) xor MISR_in(7);
                   end if;
               end if:
           end process the proc;
60 end behav;
```

Listing 23: nBitMux 2to1 VHDL

```
---Company
                 : RIT
  --Author
                 : Brandon Key
  --Created
                 : 3/29/2018
  ---Project Name : Lab 5
                 : nBitMux_2to1.vhd
  --File
                : nBitMux_2to1
  --Entity
  -Architecture : Dataflow
10
   -Tool Version : VHDL '93
  -- Description : Arbitrary width 2 to 1 mux
15 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity nBitMux_2to1 is
      generic (n : integer := 16);
      port (
20
          A,B: in std_logic_vector(n-1 downto 0);
          sel : in std_logic;
          Y : out std_logic_vector(n-1 downto 0)
          );
  end nBitMux_2to1;
  architecture Dataflow of nBitMux_2to1 is
      begin
          --update the state to the next_state
30
          the_proc : process (sel , A, B) begin
              case sel is
                  when 0, \Longrightarrow
                      Y \leq A;
```

Listing 24: ANDADD VHDL

```
- Company:
  -- Engineer:
  -- Create Date:
                     15:25:28 03/15/2017
5 — Design Name:
  -- Module Name:
                     ANDADD - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
10 — Description:
  -- Dependencies:
  -- Revision:
15 - Revision 0.01 - File Created
  -- Additional Comments:
  library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC_STD.ALL;
25
  - Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
  --library UNISIM;
  --use UNISIM. VComponents. all;
  entity ANDADD is
      Port ( A : in STD_LOGIC;
             B: in STD_LOGIC;
             D: in STD_LOGIC;
             Cin: in STD_LOGIC;
35
             Sum : out STD_LOGIC;
             Cout : out STD_LOGIC);
  end ANDADD;
  architecture Behavioral of ANDADD is
      -- Component Declarations
      component AND2 is
          Port ( A : in STD_LOGIC;
             B: in STD_LOGIC;
45
             F : out STD_LOGIC);
      end component;
      component FA_1bit is
```

```
Port ( A : in STD_LOGIC;
             B: in STD_LOGIC;
             Cin: in STD_LOGIC;
             S: out STD_LOGIC;
             Cout : out STD_LOGIC);
      end component;
55
      --Signal Assignments
      signal F : STD_LOGIC;
  begin
      AND0 : AND2
60
          port map(A=>A, B=>B, F=>F);
     FA: FA_1bit
          port map(A=>F, B=>D, Cin=>Cin, S=>Sum, Cout=>Cout);
  end Behavioral;
```

Listing 25: Ripple Carry FA VHDL

```
- Company:
  -- Engineer:
  -- Create Date:
                     08:27:52 03/02/2017
5 — Design Name:
  -- Module Name:
                     Ripple_Carry_FA - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
  -- Description:
  -- Dependencies:
  - Revision:
15 - Revision 0.01 - File Created
  -- Additional Comments:
  library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC_STD.ALL;
25
  - Uncomment the following library declaration if instantiating
  -- any Xilinx primitives in this code.
  --library UNISIM;
  --use UNISIM. VComponents. all;
  entity Ripple_Carry_FA is
       generic (N: integer :=16); --Number of bits in A and B
      Port ( A : in STD_LOGIC_VECTOR (N-1 downto 0);
             B: in STD_LOGIC_VECTOR (N-1 downto 0);
                Cin: in STD_LOGIC;
35
```

```
Sum : out STD_LOGIC_VECTOR (N-1 downto 0);
               Cout : out STD_LOGIC);
  end Ripple_Carry_FA;
40 architecture Behavioral of Ripple_Carry_FA is
       --Interim signal used for carry ins and outs of the 1 bit full adders
       -- The MSB of C is carry out
       signal C : std_logic_vector(N downto 1);
45
       component FA_1bit is
            Port ( A : in STD_LOGIC;
               B: in STD_LOGIC;
               Cin: in STD_LOGIC;
               S : out STDLOGIC;
               Cout : out STD_LOGIC);
50
       end component;
  begin
       GEN_ADD : for i in N-1 downto 0 generate
            -Generate the first full adder, which is special because it takes Cin
           FA0_GEN : if(i=0) generate
                FA0: FA_1bit
                     port map(A=>A(i),B=>B(i), Cin=>Cin, Cout=>C(1),S=>Sum(i));
            end generate FA0_GEN;
60
            --Generate the other adders, the last bit of C is carry out
           FAX\_GEN : if(i>0) generate
                FAN : FA_1bit
                     \operatorname{port} \operatorname{map}(A \Rightarrow A(i), B \Rightarrow B(i), \operatorname{Cin} \Rightarrow C(i), \operatorname{Cout} \Rightarrow C(i+1), \operatorname{S} \Rightarrow \operatorname{Sum}(i));
            end generate FAX_GEN;
       end generate GEN_ADD;
70
  end Behavioral;
```

Listing 26: nBitRegister 32 VHDL

```
---Company
                 : RIT
  --Author
                  : Brandon Kev
                 : 2/8/2017
  --Created
  ---Project Name : Lab 2
  --File
                 : nBitRegister_32.vhd
                 : nBitRegister_32
  --Entity
  --Architecture : struct
10 —Revision
  --Rev 0.01
                : 2/8/2017
  -- Tool Version : VHDL '93
  -- Description : Entity and behavioral description of an n-bit register
  -Notes
  library ieee;
```

```
20 use ieee.std_logic_1164.all;
  entity nBitRegister_32 is
      generic (n : integer := 32);
      Port (
25
          nBitIn : in std_logic_vector(n-1 downto 0); -- n bits to store in the
      register
                  : in std_logic; -- Active high write enable
          WE
          Reset : in std_logic; -- Async reset, disabled when low
                 : in std_logic;
          Y: out std_logic_vector(n-1 downto 0) -- 1 output, n bits wide
30
      );
  end nBitRegister_32;
35 architecture behav of nBitRegister_32 is
  begin
      output_proc : process (clk, Reset) begin
          if Reset = '0' then
              Y \ll (others \Rightarrow '0');
          elsif clk'event and clk = '1' then
               if WE = '1' then
45
                  Y <= nBitIn;
              end if;
          end if;
      end process output_proc;
  end behav;
```

Listing 27: ALU Wrapper VHDL

```
- Company:
  -- Engineer:
  -- Create Date:
                      13:41:10 03/18/2017
5 — Design Name:
  -- Module Name:
                     ALU_Wrapper - Behavioral
  -- Project Name:
  -- Target Devices:
  -- Tool versions:
10 -- Description:
  -- Dependencies:
  -- Revision:
   - Revision 0.01 - File Created
  - Additional Comments:
  library IEEE;
```

```
20 use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.MATH.REAL.ALL:
  use IEEE.NUMERIC_STD.ALL;
  -- Uncomment the following library declaration if using
25 - arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC_STD.ALL;
   - Uncomment the following library declaration if instantiating
  - any Xilinx primitives in this code.
30 ——library UNISIM;
  -use UNISIM. VComponents. all;
  entity ALU_Wrapper is
      Port (input1: in STD_LOGIC_VECTOR (15 downto 0);
             input2: in STD_LOGIC_VECTOR (15 downto 0);
             control: in STD_LOGIC_VECTOR (3 downto 0);
             output : out STD_LOGIC_VECTOR (15 downto 0));
  end ALU_Wrapper;
40 architecture Behavioral of ALU-Wrapper is
  -- Component Declarations
      component Multiplier is
          generic( N : integer :=16);
          Port (A: in STD_LOGIC_VECTOR ((N/2)-1 \text{ downto } 0);
                   B: in STD_LOGIC_VECTOR ((N/2)-1 \text{ downto } 0);
45
                  Product : out STDLOGIC_VECTOR (N-1 downto 0));
      end component;
      component Logic_Unit is
          generic( N : integer :=16);
          Port (A: in STD_LOGIC_VECTOR (N-1 downto 0);
                    B: in STD_LOGIC_VECTOR (N-1 downto 0);
                    Control: in STD_LOGIC_VECTOR (3 downto 0);
                    output : out STD_LOGIC_VECTOR (N-1 downto 0));
      end component;
      component Shifter is
          generic( N : integer:=16; Namnt : integer :=integer(ceil(log2(real(16)))));
          Port (A: in STD_LOGIC_VECTOR (N-1 downto 0);
60
                amnt : in STD_LOGIC_VECTOR (Namnt-1 downto 0);
                Control: in STD_LOGIC_VECTOR (3 downto 0);
                output : out STDLOGIC_VECTOR (N-1 downto 0));
      end component;
65
      component Ripple-Carry-FA is
          generic (N: integer:=16); -- Number of bits in A and B
          Port ( A : in STD_LOGIC_VECTOR (N-1 downto 0);
                   B: in STD_LOGIC_VECTOR (N-1 downto 0);
                   Cin: in STD_LOGIC;
70
                   Sum : out STD_LOGIC_VECTOR (N-1 downto 0);
                   Cout : out STDLOGIC);
      end component;
      component Subtractor is
          generic(N : integer :=16);
          Port ( A : in STD_LOGIC_VECTOR (15 downto 0);
                   B: in STD_LOGIC_VECTOR (15 downto 0);
```

```
Output: out STD_LOGIC_VECTOR (15 downto 0));
       end component;
80
   -Signal Declarations
       signal Product, Sum, ShiftOut, LogicOut, Difference: STDLOGIC-VECTOR(15 downto
       signal Cout : STD_LOGIC;
   begin
        -map multiplier
      MULT : Multiplier
           generic map (N=>16)
           port map(A=>input1(7 downto 0), B=>input2(7 downto 0), Product=>Product);
90
       -- Map Logic Unit
       LOGIC : Logic_Unit
           generic map (N=>16)
           port map( A=>input1, B=>input2, Control=>Control, output=>LogicOut);
95
       --Map Shifter
       SHIFT : Shifter
           generic map(N=>16, Namnt=>4)
           port map(A=>input1, amnt=>input2(3 downto 0), Control=>Control, output=>
100
      ShiftOut);
       ---Map Adder
       ADD : Ripple_Carry_FA
           generic map (N=>16)
           port map(A=>input1, B=>input2, Cin=>'0', Cout=>Cout, Sum=>Sum);
       -- Map Subtractor
       SUB: Subtractor
           generic map (N=>16)
           port map(A=>input1, B=>input2, Output=>Difference);
110
       --End mapping
       ALU_PROC: process(input1, input2, control) begin
115
           C1: case control is
               when "0100" \Rightarrow output \leq Sum; --ADD
               when "0101"=> output<=Difference;--SUB
               when "0110" >> output <= Product; --MUL
               when "1100" => output <= ShiftOut; ---SLL
120
               when "1101" => output <= ShiftOut; ---SRL
               when "1110"=> output<=ShiftOut;--SRA
               when others=> output<=LogicOut;--OR,NOT,AND,XOR
           end case C1;
       end process;
   end Behavioral;
```

Listing 28: nBitAdderSubtractor 16Bit VHDL

```
--File
                 : nBitAdderSubtractor_16Bit.vhd
  --Entity
                 : nBitAdderSubtractor_16Bit
  --Architecture : struct
  -Tool Version : VHDL '93
  -Description: Entity and structural description of an adder subtractor
                 : SEL = 0 : A+B = Y
                 : SEL = 1 : A-B = Y
15
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL:
  use IEEE.numeric_std.all;
  entity nBitAdderSubtractor_16Bit is
      generic (n : integer := 16);
      port (
          A,B: in std_logic_vector(n-1 downto 0);
          SEL : in std_logic;
25
          Y : out std_logic_vector(n-1 downto 0);
          CB : out std_logic
          );
  end nBitAdderSubtractor_16Bit;
30
  architecture struct of nBitAdderSubtractor_16Bit is
      component full_adder is
          port(A,B,Cin : in std_logic;
              Sum, Cout : out std_logic
35
       end component full_adder;
      -- Create an array to hold all of the carries
      type carry_array is array (n-1 downto 0) of std_logic;
40
      signal c_array : carry_array;
      signal B_XOR_SEL : std_logic_vector((n-1) downto 0);
45 begin
      -Generate the xor statements to be mapped to the full adders
      XORator: for i in 0 to n-1 generate
          B_XOR_SEL(i) \le B(i) xor SEL;
      end generate XORator;
50
      generate_adders : for i in 0 to n-1 generate
          i_first: if i = 0 generate
              --The first adder gets SEL as the Cin
              adder : full_adder port map(
55
                  A \Rightarrow A(i),
                  B \implies B_XOR_SEL(i),
                  Cin \Rightarrow SEL,
                  Sum \Rightarrow Y(i),
                  Cout => c_array(i)
60
              );
          end generate i_first;
          i_{last}: if i = (n-1) generate
```

```
-- The last adder doesn't have a carry out
65
                  adder : full_adder port map(
                      A \Rightarrow A(i),
                      B \Rightarrow B_XOR_SEL(i),
                      Cin \Rightarrow c_{array}(i-1),
                      Sum \Rightarrow Y(i),
70
                      Cout =>c_array(i)
                 );
            end generate i_last;
            --Middle adders
75
            i_{mid}: if (i \neq 0) and (i \neq (n-1)) generate
                 adder : full_adder port map(
                      A \Rightarrow A(i),
                      B \implies B_XOR_SEL(i),
                      Cin \Rightarrow c_{array}(i-1),
80
                      Sum \Rightarrow Y(i),
                      Cout \Rightarrow c_array(i)
                 );
            end generate i_mid;
       end generate generate_adders;
       CB \le c_{array}(n-1) xor SEL;
  end struct;
```

Listing 29: ALU TESTBENCH VHDL

```
Company:
  - Engineer:
  - Create Date:
                    10:35:10 03/19/2017
  -- Design Name:
  - Module Name:
                    G:/DSD2/Lab3/Xilinx/Lab3/ALU_TESTBENCH.vhd
  -- Project Name:
  -- Target Device:
  -- Tool versions:
10 - Description:
  -- VHDL Test Bench Created by ISE for module: ALU_Wrapper
  — Dependencies:
15
  -- Revision:
  -- Revision 0.01 - File Created
    Additional Comments:
20 -- Notes:
  -- This testbench has been automatically generated using types std_logic and
  -- std_logic_vector for the ports of the unit under test. Xilinx recommends
  - that these types always be used for the top-level I/O of a design in order
  -- to guarantee that the testbench will bind correctly to the post-implementation
25 - simulation model.
  LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
```

```
30 - Uncomment the following library declaration if using
   - arithmetic functions with Signed or Unsigned values
  --USE ieee.numeric_std.ALL;
  ENTITY ALU-TESTBENCH IS
35 END ALU_TESTBENCH;
  ARCHITECTURE behavior OF ALU-TESTBENCH IS
      -- Component Declaration for the Unit Under Test (UUT)
40
      COMPONENT ALU_Wrapper
      PORT(
           input1 : IN std_logic_vector(15 downto 0);
           input2 : IN std_logic_vector(15 downto 0);
           control : IN std_logic_vector(3 downto 0);
45
           output : OUT std_logic_vector(15 downto 0)
      END COMPONENT:
50
     --Inputs
     signal input1 : std_logic_vector(15 downto 0) := (others => '0');
     signal input2 : std_logic_vector(15 downto 0) := (others => '0');
     signal control: std_logic_vector(3 downto 0) := (others => '0');
     --Outputs
     signal output : std_logic_vector(15 downto 0);
     -- No clocks detected in port list. Replace <clock> below with
     -- appropriate port name
  BEGIN
     -- Instantiate the Unit Under Test (UUT)
     uut: ALU_Wrapper PORT MAP (
            input1 \implies input1,
            input2 \implies input2,
            control => control ,
            output => output
70
          );
  ---0100 ADD
  ---0101 SUB
  --0110 MUL
  ---1000 OR
  ---1001 NOT
  ---1010 AND
  ---1011 XOR
  ---1100 SLL
  ---1101 SRL
  ---1110 SRA
     -- Stimulus process
     stim_proc: process
     begin
          - insert stimulus here
```

```
---Test ADD
           control <= "0100";
90
           --ADD1
           input1<="10101010101010101";
           input2 <= "010101010101010101";
           wait for 50 ns;
95
           assert output="111111111111111"
               report "ADD1 failed, expected 111111111111111, got: " & integer 'image(
       to_integer(usigned(output)));
           --ADD2
           input1<="111111111111111";
100
           input2 <= "00000000000000000";
           wait for 50 ns;
           assert output="111111111111111"
               report "ADD2 failed, expected 1111111111111111, got: " & integer 'image(
       to_integer(usigned(output)));
           --ADD3
           input1<="000000000110011";
           input2<="000000000010010";
                   --"00000000000000000"
           wait for 50 ns;
           assert output="0000000001000101"
               report "ADD3 failed, expected 000000001000101, got: " & integer 'image(
       to_integer(usigned(output)));
           ---Test SUB
           control <= "0101";
           --SUB1
           input1<="111111111111111";
           input2<="111111111111111";
                    --"00000000000000000"
120
           wait for 50 ns;
           assert output="0000000000000000"
               report "SUB1 failed, expected 00000000000000, got: " & integer 'image(
       to_integer(usigned(output)));
           --SUB2
125
           input1<="0000000001000000";---64
           input2<="000000000010010";---18
                   --"0000000000101110" --46
           wait for 50 ns;
           assert output="0000000000101110"
130
               report "SUB2 failed, expected 000000000101110, got: " & integer 'image(
       to_integer(usigned(output)));
           --SUB3
           input1<="0000000000000111";---7
           input2 \le 0000000000010000; ---16
135
                   --"1111111111111110111"--(-)9
           wait for 50 ns;
           assert output="1111111111111111"
               report "SUB3 failed, expected 1111111111111111, got: " & integer 'image(
       to_integer(usigned(output)));
140
           --TEST MUL
```

```
control <= "0110";
           --MUL1
           input1<="111111111111111";
145
           input2 <= "0000000000000000";
                    ---"000000000000000000"
           wait for 50 ns;
           assert output="0000000000000000"
                report "MUL1 failed, expected 00000000000000, got: " & integer 'image(
150
       to_integer(usigned(output)));
           ---МЛ2
           input1<="0000000000000100";---4
           input2 <= "000000000000101"; ---5
                    --"0000000000010100" --20
155
           wait for 50 ns;
           assert output="0000000000010100"
                report "MUL2 failed, expected 000000000010100, got: " & integer 'image(
       to_integer(usigned(output)));
           -- Test OR
160
           control <= "1000";
           --OR1
           input1<="1111010101000011";
           input2 <= "0011100100110111";
165
                    --"11111101011110111"
           wait for 50 ns;
           assert output="0011000100000011"
                report "OR1 failed, expected 0011000100000011, got: " & integer 'image(
       to_integer(usigned(output)));
170
           --TEST NOT
           control <= "1001";
           --NOT1
           input1<="1111010101000011";
           input2 <= "00000000000000000";
                    --"00001010101111100"
           wait for 50 ns;
           assert output="00001010101111100"
                report "NOT1 failed, expected 0000101010111100, got: " & integer 'image(
180
       to_integer(usigned(output)));
           --TEST AND
           control <= "1010";
           --AND1
185
           input1<="1111010101000011";
           input2 <= "0011100100110111";
                    ---"0011000100000011"
           wait for 50 ns;
           assert output="0011000100000011"
190
                report "AND1 failed, expected 0011000100000011, got: " & integer 'image(
       to_integer(usigned(output)));
           --TEST XOR
           control <= "1011";
195
```

```
--XOR1
           input1<="1111010101000011";
           input2 <= "0011100100110111";
                    ---"1100110001110100"
           wait for 50 ns;
200
           assert output="1100110001110100"
                report "XOR1 failed, expected 1100110001110100, got: " & integer 'image(
       to_integer(usigned(output)));
           --TEST SLL
           control <= "1100";
           --SLL1
           input1<="1111010101000011";
           input2<="000000000000100";
                   --"0101010000110000"
210
           wait for 50 ns;
           assert output="0101010000110000"
                report "SLL1 failed, expected 0101010000110000, got: " & integer 'image(
       to_integer(usigned(output)));
           --TEST SRL
215
           control <= "1101";
           --SRL1
           input1<="1111010101000011";
           input2 <= "0000000000000100";
                    ---"0000111101010100"
           wait for 50 ns;
           assert output="0000111101010100"
                report "SRL1 failed, expected 0000111101010100, got: " & integer 'image(
       to_integer(usigned(output)));
225
           --TEST SRA
           control <="1110";
           --SRA1
           input1<="1111010101000011";
230
           input2 <= "0000000000000100";
                     -"1111111101010100"
           wait for 50 ns;
           assert output="11111111101010100"
               report "SRA1 failed, expected 11111111101010100, got: " & integer 'image(
       to_integer(usigned(output)));
      end process;
   END;
```

Listing 30: Logic Unit VHDL

```
-- Target Devices:
   - Tool versions:
10 — Description:
  — Dependencies :
   - Revision:
15 - Revision 0.01 - File Created
  - Additional Comments:
  library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
  -- Uncomment the following library declaration if using
  -- arithmetic functions with Signed or Unsigned values
  --use IEEE.NUMERIC_STD.ALL;
  - Uncomment the following library declaration if instantiating
  - any Xilinx primitives in this code.
  --library UNISIM;
  --use UNISIM. VComponents. all;
  entity Logic_Unit is
       generic( N : integer :=16);
      Port ( A : in STD_LOGIC_VECTOR (N-1 downto 0);
             B: in STD_LOGIC_VECTOR (N-1 downto 0);
             Control: in STD_LOGIC_VECTOR (3 downto 0);
35
             output : out STD_LOGIC_VECTOR (N-1 downto 0));
  end Logic_Unit;
  ---Control:
  --1000 : or
40 -- 1001 : not
  --1010 : AND
  ---1011 : XOR
  architecture Behavioral of Logic_Unit is
45 begin
      proc1: process (control, A, B)
          begin
          -- Depending on control, will do specific commands
          if control ="1000" then -- bitwise OR
              F0: for i in 0 to N-1 loop
                   output(i) \leq A(i) OR B(i);
              end loop;
           elsif control ="1001" then --bitwise NOT
              F1: for i in 0 to N-1 loop
55
                   output(i) \le NOT A(i);
              end loop;
           elsif control = "1010" then -- bitwise AND
              F2 : for i in 0 to N-1 loop
60
                   output(i) \le A(i) AND B(i);
              end loop;
          elsif control = "1011" then — bitwise XOR
              F3: for i in 0 to N-1 loop
65
                   output(i) \le A(i) \times B(i);
```

```
end loop;
end if;
end process;

end Behavioral;
```

5.2 Leonardo Scripts

Listing 31: Multiplier Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/FA_1bit.vhd ../SourceCode/AND2.vhd ../SourceCode/ANDADD.vhd ../
SourceCode/Multiplier.vhd }
ungroup * -hierarchy
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/Multiplier.v
write -format vhdl ./Output/Multiplier.vhdl
write -format sdf ./Output/Multiplier.sdf
```

Listing 32: LFSR 32 4 Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/LFSR_32_4.vhd }
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/LFSR_32_4.v
write -format vhdl ./Output/LFSR_32_4.vhdl
write -format sdf ./Output/LFSR_32_4.sdf
```

Listing 33: MISR 32 4 Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/MISR_32_4.vhd }
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/MISR_32_4.v
write -format vhdl ./Output/MISR_32_4.vhdl
write -format sdf ./Output/MISR_32_4.sdf
```

Listing 34: ProjectWrapper Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/AND2.vhd ../SourceCode/ANDADD.vhd ../SourceCode/FA_1bit.vhd ../
SourceCode/FullAdder.vhd ../SourceCode/LFSR_32_4.vhd ../SourceCode/MISR_32_4.vhd
../SourceCode/Multiplier.vhd ../SourceCode/nBitRegister_16.vhd ../SourceCode/
nBitRegister_32.vhd ../SourceCode/nBitAdder.vhd ../SourceCode/Counter.vhd ../
SourceCode/TestController.vhd ../SourceCode/nBitMux_2to1.vhd ../SourceCode/MAC.
vhd ../SourceCode/ProjectWrapper.vhd }
```

```
ungroup * -hierarchy
set sdf_write_flat_netlist TRUE

optimize
write -format verilog ./Output/ProjectWrapper.v
write -format vhdl ./Output/ProjectWrapper.vhdl
write -format sdf ./Output/ProjectWrapper.sdf
```

Listing 35: nBitAdder Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/FullAdder.vhd ../SourceCode/nBitAdder.vhd }
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/nBitAdder.v
write -format vhdl ./Output/nBitAdder.vhdl
write -format sdf ./Output/nBitAdder.sdf
```

Listing 36: nBitAdderSubtractor Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/FullAdder.vhd ../SourceCode/nBitAdder.vhd }
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/nBitAdder.v
write -format vhdl ./Output/nBitAdder.vhdl
write -format sdf ./Output/nBitAdder.sdf
```

Listing 37: MAC BIST Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {./Output/LFSR_32_4.vhdl ./Output/MISR_32_4.vhdl ./Output/nBitAdder.vhdl ./
Output/Multiplier.vhdl ./Output/nBitRegister_16.vhdl ./Output/nBitRegister_32.
vhdl ./Output/nBitMux_2tol.vhdl ../SourceCode/MAC.vhd }
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/MAC.v
write -format vhdl ./Output/MAC.vhdl
write -format sdf ./Output/MAC.sdf
```

Listing 38: nBitRegister 16 Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/nBitRegister_16.vhd }
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/nBitRegister_16.v
write -format vhdl ./Output/nBitRegister_16.vhdl
write -format sdf ./Output/nBitRegister_16.sdf
```

Listing 39: MAC Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/FA_1bit.vhd ../SourceCode/AND2.vhd ../SourceCode/ANDADD.vhd ../
SourceCode/Multiplier.vhd ../SourceCode/nBitAdder.vhd ../SourceCode/
nBitRegister_16.vhd ../SourceCode/nBitRegister_32.vhd ../SourceCode/MAC.vhd }
ungroup * -hierarchy
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ../SourceCode/MAC.v
write -format vhd ../SourceCode/MAC.vhd
write -format sdf ../SourceCode/MAC.vhd
write -format sdf ../SourceCode/MAC.sdf
```

Listing 40: nBitMux 2to1 Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/nBitMux_2to1.vhd }
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/nBitMux_2to1.v
write -format vhdl ./Output/nBitMux_2to1.vhdl
write -format sdf ./Output/nBitMux_2to1.sdf
```

Listing 41: nBitRegister 32 Spectrum Script

```
set exclude_gates {PadInC PadOut}
load_library ~/Pyxis_SPT_HEP/ic_reflibs/external_libs/GDKgates/GDKgates_utilities/
hdl_libs/gdk.syn
read {../SourceCode/nBitRegister_32.vhd }
set sdf_write_flat_netlist TRUE
optimize
write -format verilog ./Output/nBitRegister_32.v
write -format vhdl ./Output/nBitRegister_32.vhdl
write -format sdf ./Output/nBitRegister_32.sdf
```

Listing 42: MAC (copy) Spectrum Script

5.3 SPICE

Listing 43: layout test SPICE

```
* Example circuit file for simulating PEX
```

```
OPTION DOTNODE
  .HIER /
| INCLUDE "/home/bxk5113/Pyxis_SPT_HEP/ic_projects/Pyxis_SPT/digicdesign/
      ProjectWrapper/ProjectWrapper.cal/ProjectWrapper.pex.netlist"
  .LIB /home/bxk5113/Pyxis_SPT_HEP/ic_reflibs/tech_libs/generic13/models/lib.eldo TT
  * - Instantiate your parasitic netlist and add the load capacitor
  ** FORMAT :
  * XLAYOUT [all inputs as listed by the ".subckt" line in the included netlist, in
      the order that they appear there | [name of the subcircuit as listed in the
      included netlist]
  XLAYOUT COMPLETE PASS REGOUT[31] REGOUT[30] REGOUT[29] REGOUT[28] REGOUT[27] REGOUT
      [26] REGOUT[25] REGOUT[24] REGOUT[23] REGOUT[22] REGOUT[21] REGOUT[20] REGOUT[19]
      REGOUT[18] REGOUT[17] REGOUT[16] REGOUT[15] REGOUT[14] REGOUT[13] REGOUT[12]
     REGOUT[11] REGOUT[10] REGOUT[9] REGOUT[8] REGOUT[7] REGOUT[6] REGOUT[5] REGOUT[4]
      REGOUT[3] REGOUT[1] REGOUT[0] A[15] A[14] A[13] A[12] A[11] A[10] A[9]
      A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[15] B[14] B[13] B[12] B[11] B[10]
      B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] CLK RESET STARTTEST WE
     ProjectWrapper
  * Output Capactitance
  C_REGOUT[31] REGOUT[31] 0 120 f
  C_REGOUT[30] REGOUT[30] 0 120 f
  C.REGOUT[29] REGOUT[29] 0 120f
  C_REGOUT[28] REGOUT[28] 0 120 f
  C_REGOUT[27] REGOUT[27] 0 120 f
 C_REGOUT[26] REGOUT[26] 0 120 f
  C.REGOUT[25] REGOUT[25] 0 120 f
  C_REGOUT[24] REGOUT[24] 0 120 f
  C_REGOUT[23] REGOUT[23] 0 120 f
  CREGOUT[22] REGOUT[22] 0 120 f
25 C.REGOUT[21] REGOUT[21] 0 120 f
  C_REGOUT[20] REGOUT[20] 0 120 f
  C_REGOUT[19] REGOUT[19] 0 120 f
  C_REGOUT[18] REGOUT[18] 0 120 f
  C.REGOUT[17] REGOUT[17] 0 120 f
  C_REGOUT[16] REGOUT[16] 0 120 f
  C_REGOUT[15] REGOUT[15] 0 120 f
  C_REGOUT[14] REGOUT[14] 0 120 f
  C_REGOUT[13] REGOUT[13] 0 120 f
  C_REGOUT[12] REGOUT[12] 0 120 f
  CREGOUT[11] REGOUT[11] 0 120 f
  C_REGOUT[10] REGOUT[10] 0 120 f
  C_REGOUT[9] REGOUT[9] 0 120 f
  CREGOUT[8] REGOUT[8] 0 120 f
  C.REGOUT[7] REGOUT[7] 0 120 f
 CREGOUT[6] REGOUT[6] 0 120 f
  C.REGOUT[5] REGOUT[5] 0 120f
  C_REGOUT[4] REGOUT[4] 0 120 f
  C.REGOUT[3] REGOUT[3] 0 120 f
  C_REGOUT[2] REGOUT[2] 0 120 f
 CREGOUT[1] REGOUT[1] 0 120 f
  C_REGOUT[0] REGOUT[0] 0 120 f
  * - Analysis Setup - DC sweep
```

84

```
50 * FORMAT : .DC [name] [low] [high] [step]
   *.DC VFORCE_A 0 1.2 0.01
  * - Analysis Setup - Trans
  * FORMAT : .TRAN [start time] [end time] [time step]
55 .TRAN 0 2000n 0.05n
   * --- Forces
   * FORMAT -- PULSE : [name] [port] [reference (0 means ground)] PULSE [low] [high] [
      delay | [fall time] [rise time] [pulse width] [period]
  * FORMAT -- DC
                    : [name] [port] [reference (0 means ground)] DC [voltage]
60
  VFORCE_VDD VDD 0 DC 1.08
  VFORCE_VSS VSS 0 DC 0
  VFORCE_CLK CLK 0 PULSE (0 1.08 25n 0.1n 0.1n 25n 50n)
  VFORCE_RESET RESET 0 pwl (120n 1.08 120.1n 0 )
  VFORCE_WE WE 0 DC 1.08
   .SIGBUS A[15:0] VHI=1.08 VLO=0 TRISE=0.1n TFALL=0.1n TDELAY=210n THOLD=200n BASE=
      HEXA PATTERN 0002 0003 P
   .SIGBUS B[15:0] VHI=1.08 VLO=0 TRISE=0.1n TFALL=0.1n TDELAY=210n THOLD=200n BASE=
      HEXA PATTERN 0003 0004 P
75 * -- Waveform Outputs
   .PLOT TRAN V(COMPLETE)
   .PLOT TRAN V(PASS)
   .PLOT TRAN V(REGOUT[31])
   .PLOT TRAN V(REGOUT[30])
80 .PLOT TRAN V(REGOUT[29])
   .PLOT TRAN V(REGOUT[28])
   .PLOT TRAN V(REGOUT[27])
   .PLOT TRAN V(REGOUT[26])
   .PLOT TRAN V(REGOUT[25])
  .PLOT TRAN V(REGOUT[24])
   .PLOT TRAN V(REGOUT[23])
   .PLOT TRAN V(REGOUT[22])
   .PLOT TRAN V(REGOUT[21])
   .PLOT TRAN V(REGOUT[20])
90 .PLOT TRAN V(REGOUT[19])
   .PLOT TRAN V(REGOUT[18])
   .PLOT TRAN V(REGOUT[17])
   .PLOT TRAN V(REGOUT[16])
   .PLOT TRAN V(REGOUT[15])
95 .PLOT TRAN V(REGOUT[14])
   .PLOT TRAN V(REGOUT[13])
   .PLOT TRAN V(REGOUT[12])
   .PLOT TRAN V(REGOUT[11])
   .PLOT TRAN V(REGOUT[10])
100 .PLOT TRAN V(REGOUT[9])
   .PLOT TRAN V(REGOUT[8])
   .PLOT TRAN V(REGOUT[7])
   .PLOT TRAN V(REGOUT[6])
   .PLOT TRAN V(REGOUT[5])
105 .PLOT TRAN V(REGOUT[4])
```

```
.PLOT TRAN V(REGOUT[3])
   .PLOT TRAN V(REGOUT[2])
   .PLOT TRAN V(REGOUT[1])
   .PLOT TRAN V(REGOUT[0])
110 .PLOT TRAN V(A[15])
   .PLOT TRAN V(A[14])
   .PLOT TRAN V(A[13])
   .PLOT TRAN V(A[12])
   .PLOT TRAN V(A[11])
  .PLOT TRAN V(A[10])
   .PLOT TRAN V(A[9])
   .PLOT TRAN V(A[8])
   .PLOT TRAN V(A[7])
   .PLOT TRAN V(A[6])
120 .PLOT TRAN V(A[5])
   .PLOT TRAN V(A[4])
   .PLOT TRAN V(A[3])
   .PLOT TRAN V(A[2])
   .PLOT TRAN V(A[1])
125 .PLOT TRAN V(A[0])
   .PLOT TRAN V(B[15])
   .PLOT TRAN V(B[14])
   .PLOT TRAN V(B[13])
   .PLOT TRAN V(B[12])
130 .PLOT TRAN V(B[11])
   .PLOT TRAN V(B[10])
   .PLOT TRAN V(B[9])
   .PLOT TRAN V(B[8])
   .PLOT TRAN V(B[7])
135 .PLOT TRAN V(B[6])
   .PLOT TRAN V(B[5])
   .PLOT TRAN V(B[4])
   .PLOT TRAN V(B[3])
   .PLOT TRAN V(B[2])
140 .PLOT TRAN V(B[1])
   .PLOT TRAN V(B[0])
   .PLOT TRAN V(CLK)
   .PLOT TRAN V(RESET)
   .PLOT TRAN V(STARTTEST)
145 .PLOT TRAN V(WE)
   * --- Params
   .TEMP 125
150
   * --- Power Measurement
   .measure tran static_pwr AVG power from=90ns to=160ns
   .measure tran inst_pwr MAX power from=90ns to=160ns
```

Listing 44: power test SPICE

```
* Example circuit file for simulating PEX

OPTION DOTNODE
.HIER /

INCLUDE "/home/bxk5113/Pyxis_SPT_HEP/ic_projects/Pyxis_SPT/digicdesign/
ProjectWrapper/ProjectWrapper.cal/ProjectWrapper.pex.netlist"
```

```
.LIB /home/bxk5113/Pyxis_SPT_HEP/ic_reflibs/tech_libs/generic13/models/lib.eldo TT
  * - Instantiate your parasitic netlist and add the load capacitor
10 ** FORMAT :
  * XLAYOUT [all inputs as listed by the ".subckt" line in the included netlist, in
      the order that they appear there | [name of the subcircuit as listed in the
      included netlist
  XLAYOUT COMPLETE PASS REGOUT[31] REGOUT[30] REGOUT[29] REGOUT[28] REGOUT[27] REGOUT
      [26] REGOUT[25] REGOUT[24] REGOUT[23] REGOUT[22] REGOUT[21] REGOUT[20] REGOUT[19]
      REGOUT[18] REGOUT[17] REGOUT[16] REGOUT[15] REGOUT[14] REGOUT[13] REGOUT[12]
     REGOUT[11] REGOUT[10] REGOUT[9] REGOUT[8] REGOUT[7] REGOUT[6] REGOUT[5] REGOUT[4]
      REGOUT[3] REGOUT[2] REGOUT[1] REGOUT[0] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[15] B[14] B[13] B[12] B[11] B[10]
       B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] CLK RESET STARTTEST WE
      ProjectWrapper
  * Output Capactitance
15 C_REGOUT[31] REGOUT[31] 0 120 f
  C.REGOUT[30] REGOUT[30] 0 120 f
  C.REGOUT[29] REGOUT[29] 0 120 f
  CREGOUT[28] REGOUT[28] 0 120f
  CREGOUT[27] REGOUT[27] 0 120 f
 C.REGOUT[26] REGOUT[26] 0 120 f
  C_REGOUT[25] REGOUT[25] 0 120 f
  C_REGOUT[24] REGOUT[24] 0 120 f
  C_REGOUT[23] REGOUT[23] 0 120 f
  C.REGOUT[22] REGOUT[22] 0 120 f
  CREGOUT[21] REGOUT[21] 0 120 f
  C.REGOUT[20] REGOUT[20] 0 120 f
  C_REGOUT[19] REGOUT[19] 0 120 f
  C_REGOUT[18] REGOUT[18] 0 120 f
  C_REGOUT[17] REGOUT[17] 0 120 f
30 C.REGOUT[16] REGOUT[16] 0 120 f
  C.REGOUT[15] REGOUT[15] 0 120 f
  CREGOUT[14] REGOUT[14] 0 120 f
  C_REGOUT[13] REGOUT[13] 0 120 f
  C.REGOUT[12] REGOUT[12] 0 120 f
  C.REGOUT[11] REGOUT[11] 0 120 f
  C_REGOUT[10] REGOUT[10] 0 120 f
  C_REGOUT[9] REGOUT[9] 0 120f
  C_REGOUT[8] REGOUT[8] 0 120f
  C_REGOUT[7] REGOUT[7] 0 120f
 C_REGOUT[6] REGOUT[6] 0 120f
  C.REGOUT[5] REGOUT[5] 0 120 f
  C_REGOUT[4] REGOUT[4] 0 120 f
  C.REGOUT[3] REGOUT[3] 0 120 f
  C.REGOUT[2] REGOUT[2] 0 120 f
 C.REGOUT[1] REGOUT[1] 0 120 f
  CREGOUT[0] REGOUT[0] 0 120 f
  * - Analysis Setup - DC sweep
50 * FORMAT : .DC [name] [low] [high] [step]
  *.DC VFORCE_A 0 1.2 0.01
  * - Analysis Setup - Trans
  * FORMAT : .TRAN [start time] [end time] [time step]
55 .TRAN 0 600n 0.1n
```

```
* --- Forces
   * FORMAT -- PULSE : [name] [port] [reference (0 means ground)] PULSE [low] [high] [
      delay [fall time] [rise time] [pulse width] [period]
60 * FORMAT -- DC
                   : [name] [port] [reference (0 means ground)] DC [voltage]
  VFORCE_C1 CONTROL[1] 0 PULSE (0 1.08 40n 0.1n 0.1n 40n 80n)
  VFORCE_C0 CONTROL[0] 0 PULSE (0 1.08 20n 0.1n 0.1n 20n 40n)
  VFORCE_VDD VDD 0 DC 1.08
  VFORCE_VSS VSS 0 DC 0
  VFORCE_CLK CLK 0 PULSE (0 1.08 25n 0.1n 0.1n 25n 50n)
  VFORCE_RESET RESET 0 pwl (120n 1.08 120.1n 0 )
   .SIGBUS A[15:0] VHI=1.08 VLO=0 TRISE=0.1n TFALL=0.1n TDELAY=210n THOLD=200n BASE=
      HEXA PATTERN EFAB 3FD6 P
75 SIGBUS B[15:0] VHI=1.08 VLO=0 TRISE=0.1n TFALL=0.1n TDELAY=210n THOLD=200n BASE=
      HEXA PATTERN 8C5F 0004 P
   * -- Waveform Outputs
   .PLOT TRAN V(COMPLETE)
80 .PLOT TRAN V(PASS)
   .PLOT TRAN V(REGOUT[31])
   .PLOT TRAN V(REGOUT[30])
   .PLOT TRAN V(REGOUT[29])
   .PLOT TRAN V(REGOUT[28])
85 .PLOT TRAN V(REGOUT[27])
   .PLOT TRAN V(REGOUT[26])
   .PLOT TRAN V(REGOUT[25])
   .PLOT TRAN V(REGOUT[24])
   .PLOT TRAN V(REGOUT[23])
90 .PLOT TRAN V(REGOUT[22])
   .PLOT TRAN V(REGOUT[21])
   .PLOT TRAN V(REGOUT[20])
   .PLOT TRAN V(REGOUT[19])
   .PLOT TRAN V(REGOUT[18])
95 .PLOT TRAN V(REGOUT[17])
   .PLOT TRAN V(REGOUT[16])
   .PLOT TRAN V(REGOUT[15])
   .PLOT TRAN V(REGOUT[14])
   .PLOT TRAN V(REGOUT[13])
100 .PLOT TRAN V(REGOUT[12])
   .PLOT TRAN V(REGOUT[11])
   .PLOT TRAN V(REGOUT[10])
   .PLOT TRAN V(REGOUT[9])
   .PLOT TRAN V(REGOUT[8])
105 .PLOT TRAN V(REGOUT[7])
   .PLOT TRAN V(REGOUT[6])
   .PLOT TRAN V(REGOUT[5])
   .PLOT TRAN V(REGOUT[4])
   .PLOT TRAN V(REGOUT[3])
110 .PLOT TRAN V(REGOUT[2])
  .PLOT TRAN V(REGOUT[1])
   .PLOT TRAN V(REGOUT[0])
```

```
.PLOT TRAN V(A[15])
   .PLOT TRAN V(A[14])
115 .PLOT TRAN V(A[13])
   .PLOT TRAN V(A[12])
   .PLOT TRAN V(A[11])
   .PLOT TRAN V(A[10])
   .PLOT TRAN V(A[9])
  .PLOT TRAN V(A[8])
   .PLOT TRAN V(A[7])
   .PLOT TRAN V(A[6])
   PLOT TRAN V(A[5])
   .PLOT TRAN V(A[4])
   .PLOT TRAN V(A[3])
   .PLOT TRAN V(A[2])
   .PLOT TRAN V(A[1])
   .PLOT TRAN V(A[0])
   .PLOT TRAN V(B[15])
  .PLOT TRAN V(B[14])
   .PLOT TRAN V(B[13])
   .PLOT TRAN V(B[12])
   .PLOT TRAN V(B[11])
   .PLOT TRAN V(B[10])
135 .PLOT TRAN V(B[9])
   .PLOT TRAN V(B[8])
   PLOT TRAN V(B[7])
   .PLOT TRAN V(B[6])
   .PLOT TRAN V(B[5])
140 .PLOT TRAN V(B[4])
   .PLOT TRAN V(B[3])
   .PLOT TRAN V(B[2])
   .PLOT TRAN V(B[1])
   .PLOT TRAN V(B[0])
145 .PLOT TRAN V(CLK)
   .PLOT TRAN V(RESET)
   .PLOT TRAN V(STARTTEST)
   .PLOT TRAN V(WE)
       - Params
   .
TEMP 125
   * --- Power Measurement
. measure tran static_pwr AVG power from=220ns to=50ns
   .measure tran inst_pwr MAX power from=10ns to=600ns
```

6 References

Key, Brandon A. CMPE 260 Laboratory Exercise 3 Arithmetic Logic Unit. CMPE 260 Laboratory Exercise 3 Arithmetic Logic Unit.

// TODO add BIST from DSD II