
ECE284 Fall 21 W4S2

Low-power VLSI Implementation for Machine Learning

Prof. Mingu Kang

UCSD Computer Engineering

Tiling of the Workload (e.g., in/output channel # = 256)



[Example1] VGGNet_Hardware_Mapping

- VGGNet 3rd layer
- Weight stationary with an array size = 64 X 64
- Input and output channels are both 64
- Goals is to format input, psum, and output in the following form:
- Input (a_pad) format: [ic index (row #), nij (time step)]
- psum (psum) format: [oc index (col #), nij (time step), kij]
- Output (out) format: [oc index, o_nij]


Abbreviation - ic: input channel, oc: output channel, o_nij: nij index for output


[HW_prob1] VGGNet_Hardware_Mapping_Tiling

- VGGNet 3rd layer
- Weight stationary with an array size = 16 X 16
- Input and output channels are both 64
- Needs to be tiled into 16 pieces
- Goals is to format input, psum, and output in the following form:
- Input (a_tile) format: [ic_tile, oc_tile, ic index (row #), nij (time step)]
- psum (psum) format: [ic_tile, oc_tile, oc index (col #), nij (time step), kij]
- Output (out) format: [oc index, o_nij]

Abbreviation - ic: input channel, oc: output channel, o_nij: nij index for output


Complete Architecture and Instruction Flow






J.Oh, S. Lee, M. Kang, at al., "A 3.0 TFLOPS 0.62V Scalable Processor Core for High Compute Utilization AI Training and Inference", VLSI symp 2020


Processing Stage (Convolution)



Processing stage

- 1. L1 scratch pad loading (e.g., from DRAM)
- 2. Kernel data loading to PE register (via IFIFO)
- 3. L0 data loading (simultaneously with Execution)
- 4. Execution with PEs (psum computation)
- 5. psum movement to L1 scratch pad (via OFIFO) (simultaneously with Execution)
- 6. Accumulation in SFU (psum brought back from L1 scratch pad)
 Then, output store in L1 scratch pad





IFIFO Contents


cyc0

$W_{ic0,oc0}$	$W_{ic0,oc1}$	$W_{ic0,oc2}$	 $W_{ic0,oc15}$

Read

cyc0

cyc1



IFIFO Contents


$W_{ic0,oc0}$	$W_{ic0,oc1}$	$W_{ic0,oc2}$	$w_{ic0,oc15}$
$W_{ic1,oc0}$	<i>W_{ic1,oc1}</i>	$W_{ic1,oc2}$	<i>W_{ic1,oc15}</i>
	$W_{ic0,oc1}$	$W_{ic0,oc2}$	<i>W</i> _{ic0,oc15}
Read	Read	•	

Yellow text: captured in the PE's local register

cyc0

cyc1

cyc2



IFIFO Contents

$W_{ic0,oc0}$	$W_{ic0,oc1}$	$W_{ic0,oc2}$	$W_{ic0,oc15}$				
$W_{ic1,oc0}$	W _{ic1,oc1}	$W_{ic1,oc2}$	$W_{ic1,oc15}$				
	$W_{ic0,oc1}$	$W_{ic0,oc2}$	$W_{ic0,oc15}$				
	1	1					
$W_{ic2,oc0}$	$W_{ic2,oc1}$	$W_{ic2,oc2}$	$W_{ic2,oc15}$				
	W _{ic1,oc1}	$W_{ic1,oc2}$	$W_{ic1,oc15}$				
		$W_{ic0,oc2}$	$w_{ic0,oc15}$				
			,				
	<u> </u>		•				
Read	Read Read Read						

Yellow text: captured in the PE's local register

cyc0

cyc1

cyc2

cyc3

Input FIFO W2,0 W1,0 PE ... cyc3

Yellow text: captured in the PE's local register

IFIFO Contents


$W_{ic0,oc0}$	$W_{ic0,oc1}$	$W_{ic0,oc2}$	$w_{ic0,oc15}$
147	147	147	147
$w_{ic1,oc0}$	<i>W_{ic1,oc1}</i>	$W_{ic1,oc2}$	$w_{ic1,oc15}$

$W_{ic1,oc0}$	$W_{ic1,oc1}$	$W_{ic1,oc2}$	<i>W_{ic1,oc15}</i>
	$W_{ic0,oc1}$	$W_{ic0,oc2}$	$W_{ic0,oc15}$

$W_{ic2,oc0}$	$W_{ic2,oc1}$	$W_{ic2,oc2}$	$W_{ic2,oc15}$
	$W_{ic1,oc1}$	$W_{ic1.oc2}$	$W_{ic1,oc15}$
		$W_{ic0,oc2}$	$W_{ic0,oc15}$
		, , ,	

$W_{ic3,oc0}$	$W_{ic3,oc1}$	$W_{ic3,oc2}$	$W_{ic3,oc15}$
	$W_{ic2,oc1}$	$W_{ic2,oc2}$	$W_{ic2,oc15}$
		$W_{ic1,oc2}$	$W_{ic1,oc15}$
			$w_{ic0,oc15}$

IFIFO Contents



cyc2

$W_{ic2,oc0}$	$W_{ic2,oc1}$	$W_{ic2,oc2}$	$W_{ic2,oc15}$
		$W_{ic1,oc2}$	$W_{ic1,oc15}$
		$W_{ic0,oc2}$	$W_{ic0,oc15}$


cyc3

$W_{ic3,oc0}$	$W_{ic3,oc1}$	$W_{ic3,oc2}$	<i>W_{ic3,oc15}</i>
			$W_{ic2,oc15}$
	, , ,	$W_{ic1,oc2}$	$W_{ic1,oc15}$
			$W_{ic0,oc15}$

cyc4

$W_{ic4,oc0}$	$W_{ic4,oc1}$	$W_{ic4,oc2}$	$W_{ic4,oc15}$
	$W_{ic3,oc1}$	$W_{ic3,oc2}$	$W_{ic3,oc15}$
		$W_{ic2,oc2}$	$W_{ic2,oc15}$
			$W_{ic1,oc15}$
			$w_{ic0,oc15}$

Yellow text: captured in the PE's local register



Yellow text: captured in the PE's local register

IFIFO Contents

cyc3


$W_{ic3,oc0}$	$W_{ic3,oc1}$	$W_{ic3,oc2}$	$W_{ic3,oc15}$
		$W_{ic2,oc2}$	$W_{ic2,oc15}$
		$W_{ic1,oc2}$	$W_{ic1,oc15}$
			$W_{ic0,oc15}$

cyc4

W _{ic4,oc0}	W _{ic4,oc1}	$W_{ic4,oc2}$	<i>W_{ic4,oc15}</i>
	$W_{ic3,oc1}$	$W_{ic3,oc2}$	<i>W_{ic3,oc15}</i>
		$W_{ic2,oc2}$	$W_{ic2,oc15}$
			$W_{ic1,oc15}$
			$W_{ic0,oc15}$

cyc5

$W_{ic5,oc0}$	$W_{ic5,oc1}$	$W_{ic5,oc2}$	w_{ic}	:5, <i>oc</i> 15
	$W_{ic4,oc1}$	$W_{ic4,oc2}$:4, <i>oc</i> 15
		$W_{ic3,oc2}$:3, <i>oc</i> 15
				:2, <i>oc</i> 15
				:1, <i>oc</i> 15
				:0, <i>oc</i> 15




IFIFO Contents


cyc5


$W_{ic5,oc0}$	$W_{ic5,oc1}$	$W_{ic5,oc2}$	<i>W_{ic5,oc15}</i>
	$W_{ic4,oc1}$	$W_{ic4,oc2}$	$W_{ic4,oc15}$
		$W_{ic3,oc2}$	$W_{ic3,oc15}$
			$w_{ic2,oc15}$
			$W_{ic1,oc15}$
			$w_{ic0,oc15}$


Observation


- IFIFO: requires up to (minimum) 16 depth at the last column
- PE: captures the value at the right timing by the instruction flow
- Roughly 16 (last column start) + 16 (last element start) +16 (last element delivery)
 - = 48 cycles required to fill the entire array















L0 Loading and Execution


- L0 is also a FIFO similar to Input FIFO (last row has max depth)

- Data is received at a time, but first row outputs first

- L0 loading and execution can be processed simultaneously

- Execution instruction also flows similar to kernel loading






Output FIFO to L1 Scratch pad


- Data from each column sends the data and valid signal
- Output fifo (OFIFO) receives data at different timing from each column
- But, outputs at a time once the last column's result is valid
- Thus, OFIFO's first column requires more depth
- Once OFIFO has a complete row of data, it issues **valid** signal to CTRL, and write into L1 scratch pad

CTRL




Accumulation (or Activation, e.g., ReLU)

- 1D special function unit (SFU) receives the data from L1 mem.
- Receives 9 consecutive vectors (for 3 X 3 kernels) and accumulate in SFP.
- Then, send back to L1 scratch pad mem.
- Similarly, activation functions (e.g., ReLU) can be processed right after the accumulation if needed




Fully-Connected Layer Computation




$$\begin{bmatrix} x_{ic0} & x_{ic1} & \dots & x_{ic255} \end{bmatrix} * \begin{bmatrix} w_{ic0,oc0} & w_{0,1} & \dots & w_{0,9} \\ w_{ic1,oc0} & w_{1,1} & \dots & w_{1,9} \\ \dots & \dots & \dots & \dots \\ w_{ic255,oc0} & w_{255,1} & \dots & w_{255,9} \end{bmatrix}$$

- Vector × matrix computation (instead of mat × mat)
- Weight is arranged in the array as above matrix
- No notion of nij, thus no data reuse
- Can be reused when batch-size > 1
- The kernel weight is used just once and discarded

Activation and PSUM Memory





L1 Scratch Pad Memory Capacity

- Assume that a layer should be computed without DRAM communication in the middle
- Weight / Activation: 4-bit, psum / output: 16-bit
- e.g., VGGNet 4-th layer
 nij = 32 X 32 = 1024, ic = 64, oc = 64, kij = 9
- Padding not considered for simplicity
- Weight: 64 (ic) * 64 (oc) * 9 (kij) * 4bits = 18 KB
- Activation: 64 (ic) * 1024 (nij) * 4bits = 32 KB

- Execute & acc parallel processing case
- psum: 64 (oc) * 1024 * 9 (kij) * 16bits = 1152 KB => psum: 64 (oc) * 1024 * 1 * 16bits = 128 KB
- fout: 64 (oc) * 1024 (nij) * 16bits = 128 KB
- Roughly, < 1.2MB required assuming some data can be overwritten (e.g., psum, activation)