
#### **ECE284 Fall 21 W5S1**

Low-power VLSI Implementation for Machine Learning


**Prof. Mingu Kang** 

# **UCSD Computer Engineering**


## 2D Systolic Array Processing Cycles (Convolution)




## 2D Systolic Array Processing Cycles (Convolution)



# 2D Systolic Array Processing Cycles (Convolution)




# [HW\_prob1] PE Tile Design



- x port and rail are reused for kernel loading
- yellow box means conditional logic

## [HW\_prob1] PE Tile Design (add instruction flow)



e.g., inst[0]: kernel loading, inst[1]: execution

#### [HW\_prob1] mac\_tile Design (no need to simulate)


- Download from github: hw/w5/hw1\_2
- Equip ports: in\_w, out\_e, in\_n, out\_s, inst\_w (input), inst\_e (output), clk, reset (synchronous)
- Add latches: inst\_q[1:0], a\_q (activation), b\_q (weight), c\_q (psum), load\_ready\_q
- a\_q is connected to out\_e, and inst\_e is connected to inst\_q
- When reset ==1, inst\_q[1:0] becomes all 0, and load\_ready\_q becomes 1
- Accept your inst\_w[1] (execution) always into inst\_q[1] latch.
- When either inst\_w[0] or inst\_w[1], accept the new in\_w into a\_q latch.
- When inst\_w[0] (kernel load) == 1 and also load\_ready\_q ==1, accept the new weight in the b\_q latch via in\_w port. At the same time, load\_ready\_q becomes 0.
- When load\_ready\_q ==0, latch inst\_w[0] into inst\_q[0], which is connected to inst\_e

## [HW\_prob2] mac\_row & mac\_array (no need to simulate)


- Use for loop to build mac\_row based on mac\_tile from prob1
- PE row should provide a "valid[col-1:0]" vector to let ofifo know
- valid for the column is inst\_e[1] for the column
- Look at "temp" wire use-case

- Similarly, use for loop to build mac\_array based on mac\_row
- PE row should provide a "valid[col-1:0]" vector to let ofifo know
- Here, only the last row's valid signals are used.
- Inst\_w[1:0] is also propagated from row0 to row7

#### Multiple Registers in PE with PE-internal Accumulation





## Data Flow with Single Register in PE




## Data Flow with 2 Registers with Internal Accumulation

- Two registers stores w(ic=0, oc=0, kij=0), w(ic=16, oc=0, kij=0)
- More input channels can be computed within single PE
- Even cycle uses first weight and odd cycle uses the second
- Accumulate internally once and then send psum to south i.e., send psum to south every other cycle





#### Internal Accumulation with Multiple Registers



- Assume we have N reg.
- psum sent to south when int\_acc\_cnt = N
- Benefit:
- behave as if we have N\*16 rows of array
- Accumulation in SFP requires psum mem read and write, but PE internal acc does not require mem access


## [HW\_prob3] L0 (= IFIFO) Design

- Fill out place holders in I0.v
- o\_ready signal outputs to inform that there is at least a room to receive a new vector
- o\_full signal is enabled if at least a column is full
- Create a two different versions:
  - 1. version1: read all row at a time.
    - a. Then, verify your read values are correct
    - b. Verify your full and empty signals are working fine
  - 2. version2: read 1 row at a time
    - a. when rd = 1, row0 enabled, then row1, then row2, ....
    - b. when rd = 0, row0 disabled, then row1, then row2, ...
- Reference vcds are included for both versions

## [HW\_prob4] OFIFO Design (no need to simulate)


- OFIFO is the same as L0 in general, but requires o\_valid signal
- Receives the data at each column at different timing
   e.g., wr should be vector (1bit per col), not single value
- o\_valid signal outputs to inform that there is at least one full vector ready
- Read out all columns at a time
- Do not need to simulate with test bench

## **Sparsity**




- Sparsity: many zeros in the activation and weight matrices
- High sparsity increase due to:
  - 1. ReLU
  - 2. Quantization
  - 3. Pruning
- Opportunity for energy savings

## **Pruning**



- Weight pruning: set to zero the smallest k% of the weights based magnitude (e.g., L1 or L2 norm).
- Activation pruning: remove the k% of columns of a weight matrix according to their magnitude.

## **Sparsity Example before / after Pruning**



#### **Unstructured vs. Structured Pruning**

- Unstructured pruning
  - Any random location in the weight matrix is pruned
  - Hardware unfriendly (because the computation at any random location cannot be skipped in the 2D systolic array)
  - Better pruning rate achieved

- Structured pruning
  - Specific row or column in the weight matrix is pruned
  - Thus, input or output channel is regularly pruned out
  - More hardware-friendly (we can skip the row or column in the 2D systolic array)

## Run-length compression (RLC)

Input: 0, 0, 12, 0, 0, 0, 0, 53, 0, 0, 22, ...

Run Level Run Level Run Level Term

Output (64b): 2 12 4 53 2 22 0

5b 16b 5b 16b 5b 16b 1b

- Consecutive zeros with a maximum length of 31 represented with 5-b
- Non-zero value is represented with 16-b
- Every three pairs of run and level are packed into a 64-b word (for regularity)
- The last bit indicating if the word is the last one in the code.
- If the sequence of 0 is too long, there is a filler 0 (which is regarded as non zero)