

## ISA 2022 - Instruction Definitions

Note: Memory addresses (shortened to Addr) which are represented as 16 bit numbers are split up into two bytes. The first byte, Addr<sub>High</sub> stores the first 8 most significant bits of the address and the second byte, Addr<sub>Low</sub> stores the last 8 least significant bits of the address.

### Math

OpCode			Description
0x10	ADD	ADD R <sub>Dest</sub> R <sub>Addend</sub> R <sub>Addend</sub>	Adds the values of two registers and stores the sum in a destination register
0x11	SUB	SUB R <sub>Dest</sub> R <sub>Minuend</sub> R <sub>Subtrahend</sub>	Subtracts the values of two registers and stores the difference in a destination register
0x12	MUL	MUL R <sub>Dest</sub> R <sub>Factor</sub> R <sub>Factor</sub>	Multiplies the values of two registers and stores the product in a destination register
0x13	DIV	DIV R <sub>Dest</sub> R <sub>Dividend</sub> R <sub>Divisor</sub>	Divides the values of two registers and stores the quotient in a destination register
0x14	MOD	MOD R <sub>Dest</sub> R <sub>Dividend</sub> R <sub>Divisor</sub>	Divides the values of two registers and stores the remainder in a destination register
0x15	SHL	SHL R <sub>Dest</sub> R <sub>Source</sub> Pad	Performs a bitwise left shift on a given source register and stores the result in a destination register
0x16	SHR	SHR R <sub>Dest</sub> R <sub>Source</sub> Pad	Performs a bitwise right shift on a given source register and stores the result in a destination register

### Logic

OpCode			Description
0x20	NOT	NOT R <sub>Dest</sub> R <sub>Source</sub> Pad	Performs a bitwise NOT operation on a given source register and stores the result in a destination register
0x21	AND	AND R <sub>Dest</sub> R <sub>LHS</sub> R <sub>RHS</sub>	Performs a bitwise AND operation on a given source register and stores the result in a destination register
0x22	OR	OR R <sub>Dest</sub> R <sub>LHS</sub> R <sub>RHS</sub>	Performs a bitwise OR operation on a given source register and stores the result in a destination register
0x23	XOR	XOR R <sub>Dest</sub> R <sub>LHS</sub> R <sub>RHS</sub>	Performs a bitwise XOR operation on a given source

			register and stores the result in a destination register
0x24	GT	GT R <sub>Dest</sub> R <sub>LHS</sub> R <sub>RHS</sub>	Calculates if the value of a given register is greater than another. Stores the result in a destination register.
0x25	LT	LT R <sub>Dest</sub> R <sub>LHS</sub> R <sub>RHS</sub>	Calculates if the value of a given register is less than another. Stores the result in a destination register.
0x26	EQ	EQ R <sub>Dest</sub> R <sub>LHS</sub> R <sub>RHS</sub>	Calculates if the value of a given register is equal to another. Stores the result in a destination register.

## Flow Control

OpCode			Description
0x00	NOP	NOP Pad Pad Pad	No operation
0x30	SKP	SKP Pad Addr <sub>High</sub> Addr <sub>Low</sub>	Moves the instruction pointer to a given address in memory.
0x31	SKPT	SKPT R <sub>Condition</sub> Addr <sub>High</sub> Addr <sub>Low</sub>	Moves the instruction pointer to a given address in memory if the value of a given register is 1.
0x32	SKPF	SKPF R <sub>Condition</sub> Addr <sub>High</sub> Addr <sub>Low</sub>	Moves the instruction pointer to a given address in memory if the value of a given register is 1.

## Memory

OpCode			Description
0x40	SET	SET R <sub>Dest</sub> Value <sub>High</sub> Value <sub>Low</sub>	Sets the value of a given register to a 16-bit value represented by two 8-bit values.
0x41	MOV	MOV R <sub>Dest</sub> R <sub>Source</sub> Pad	Copies the value of a register <sub>Dest</sub> to the value of register <sub>Source</sub>
0x42	LOAD	LOAD R <sub>Dest</sub> Addr <sub>High</sub> Addr <sub>Low</sub>	Loads a value from memory at a given address into register <sub>Dest</sub>
0x43	STR	STR R <sub>Source</sub> Addr <sub>High</sub> Addr <sub>Low</sub>	Stores a value from register <sub>Source</sub> into memory at a given address

Ox44	PUSH		?
Ox45	POP		?