```
Problem 1: [8 points] Drill problem
Filename: library.sv
  1 `default_nettype none
  3 module MagComp
       # (parameter WIDTH = 1)
       (input logic [WIDTH-1:0] A, B,
  5
  6
        output logic AltB, AeqB, AgtB);
  7
  8
      always_comb begin
  9
         if(A < B)
 10
           begin
 11
              AeqB = 1'b0;
              AltB = 1'b1;
 12
              AgtB = 1'b0;
 13
 14
           end
         else if (A == B)
 15
 16
           begin
              AeqB = 1'b1;
 17
              AltB = 1'b0;
 18
              AgtB = 1'b0;
 19
 20
           end
 21
         else
 22
           begin
              AgtB = 1'b1;
 23
              AĬtB = 1'b0;
 24
 25
              AeqB = 1'b0;
 26
           end
 27
      end
 28
 29 endmodule: MagComp
 30
 31
 32 module Multiplexer
      # (parameter WIDTH = 2)
 33
       // parameter S_WIDTH = $clog2(WIDTH);
 34
       (input logic [WIDTH-1:0] I,
 input logic [$clog2(WIDTH)-1:0] S,
 35
 36
 37
        output logic Y);
 38
      always_comb begin
 39
         if'(\bar{S} < WIDTH)
 40
           Y = I[S];
 41
 42
      end
 43
 44 endmodule: Multiplexer
45
46 module Mux2to1
      // input width
# (parameter WIDTH = 1)
 47
 48
       (input logic [WIDTH-1:0] I0, I1,
  input logic S,
 49
 50
        output logic [WIDTH-1:0] Y);
 51
 52
 53
      assign Y = S ? I1 : I0;
 54
 55 endmodule: Mux2to1
 56
 57 module Decoder
 58
         # (parameter WIDTH = 1)
         // parameter I_WIDTH = $clog2(WIDTH);
(input logic [$clog2(WIDTH)-1:0] I,
  input logic en,
 59
 60
 61
 62
          output logic [WIDTH-1:0] D);
 63
 64
         always_comb begin
           D = 0;
 65
           if (en)
 66
 67
              begin
                if (I < WIDTH)
 68
                   D[I] = 1'b1;
 69
 70
              end
```

```
else
 71
 72
              D = I;
 73
 74
 75 endmodule: Decoder
 76
 77 module Adder
       # (parameter WIDTH = 1)
 78
 79
       (input logic [WIDTH-1:0] A, B,
 80
        input logic Cin,
        output logic [WIDTH-1:0] S,
 81
 82
        output logic Cout);
 83
 84
       assign \{Cout, S\} = A + B + Cin;
 85
 86 endmodule: Adder
 87
 88 module Register
 89
       # (parameter WIDTH = 1)
       (input logic [WIDTH-1:0] D,
 90
        input logic en, clear, input logic clock,
 91
 92
        output logic [WIDTH-1:0] Q);
 93
 94
 95
        always_ff @(posedge clock)
 96
          if (en)
 97
             Q <= clear ? 0 : D;
 98
 99 endmodule: Register
100
101 module Counter
102
       #(parameter WIDTH = 1)
        (input logic en, clear, load, up,
103
         input logic clk,
104
         input logic [WIDTH-1:0] D,
105
106
         output logic [WIDTH-1:0] Q);
107
108
       always_ff @(posedge clk)
109
         if (clear && en)
         Q`<= 0;
else if (load && en)
110
111
           Q <= D;
112
         else if (up && en)
113
114
           Q <= Q + 1;
115 endmodule: Counter
116
117 module ShiftRegister
       \#(parameter \overline{W}IDTH = 1)
118
        ('input logic en, left, load, input logic clk,
119
120
         input logic [WIDTH-1:0] D
121
122
         output logic [WIDTH-1:0] Q);
123
124
       always_ff @(posedge clk)
125
         if (load)
126
           Q \ll D;
127
         else if (en && left)
         Q <= (Q << 1);
else if (en && ~left)
128
129
           Q \leftarrow (Q >> 1);
130
131
132 endmodule: ShiftRegister
133
134 module BarrelShiftRegister
135
       #(parameter WIDTH = 1)
        (input logic load, en, input logic [1:0] by, input logic [WIDTH-1:0] D, input logic clk,
136
137
138
139
         output logic [WÍDTH-1:0] Q);
140
141
```

```
always_ff @(posedge clk)
  if (load)
    Q <= D;
  else if (en)
    Q <= (Q << by);</pre>
142
143
144
145
146
       endmodule: BarrelShiftRegister
147
148
149
      module Memory
150
        \#(parameter DW = 16,
151
                        W = 256,
152
                        AW = \$c \log 2(W))
         (input logic re, we, clk,
  input logic [AW-1:0] Address,
  inout tri [DW-1:0] Data);
153
154
155
156
157
        logic [DW-1:0] M[W];
        logic [DW-1:0] out;
158
159
160
        assign Data = (re) ? out : 'z;
161
        always_ff @(posedge clk)
  if (we)
162
163
             M[Address] <= Data;</pre>
164
165
166
        always_comb begin
167
           out = M[Address];
168
169
170 endmodule: Memory
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
```

```
Problem 1: [8 points] Drill problem
Filename: library_tests.sv
  1 `default_nettype none
 2 module MagComp_test ();
3 logic [4:0] A1, B1;
     logic AltB, AgtB, AeqB;
 5
 6
     MagComp #(5) five (.A(A1), .B(B1), .AltB, .AgtB, .AeqB);
 7
 8
     initial begin
       9
 10
       #5 A1 = 5'b10000;
 11
          B1 = 5'b00010;
 12
       #5 A1 = 5'b00001;
13
          B1 = 5'b00001;
14
       #5 B1 = 5'b01111;
15
16
       #1 $finish;
17
     end
18 endmodule: MagComp_test
19
 20 module Multiplexer_test ();
 21
     logic [6:0] I;
     logic Ÿ;
22
     logic [2:0] S;
 23
 24
     Multiplexer #(7) m1 (.*);
 25
 26
     initial begin
 27
       28
 29
       #5 I = 7' \dot{b}00000000;
 30
          S = 3'b000;
 31
       #5 S = 3'b101;
 32
       #5 I = 7'b0100000;
 33
 34
       #5 S = 3'b111;
       #5 I = 7'b1111000;
 35
          S = 3'b001;
36
       #5 S = 3'b100;
37
       #1 $finish;
 38
 39
40
41 endmodule: Multiplexer_test
42
43 module Mux2to1_test ();
44
     logic [6:0] I0, I1, Y;
45
     logic S;
46
47
     Mux2to1 \#(7) m1 (.*);
48
49
     initial begin
       50
 51
 52
       #5 I0 = 7'b00000000;
          I1 = 7'b11111111;
 53
 54
          S = 1'b1;
55
       #5 S = 1'b0;
       #1 $finish;
56
 57
     end
 58 endmodule: Mux2to1_test
59
60 module Decoder_test ();
     // `define WIDTH1 3 // `define I_WIDTH1 2
61
 62
63
64
     logic [2:0] D;
 65
     logic [1:0] I;
 66
     logic en;
 67
 68
     Decoder \#(3) dec (.*);
 69
 70
     initial begin
```

```
$monitor($time,, "I=%d, en=%b, D=%b", I, en, D);
 72
        #5 I = 2'b11;
 73
            en = 0;
 74
        #5 en = 1;
        #5 I = 2'b01;
 75
        #1 $finish;
 76
 77
      end
 78 endmodule: Decoder_test
 79
80 module Adder_test ();
81 // `define 8 8
      // `define 8 8
logic Cin, Cout;
 82
      logic [7:0] A, B, S;
 83
 84
 85
      Adder \#(8) add (.*);
 86
 87
      initial begin
        $monitor($time,, "A=%d, B=%d, Cin=%b, Cout=%b, S=%d", A, B, Cin, Cout, S);
 88
        #5 A = 27;
 89
           B = 0;
 90
            Cin = 1'b0;
 91
 92
        #5 A = 38;
           B = 200;
 93
        #5 Cin = 1 b1;
 94
 95
        #5 A = 129;
96
            B = 129;
97
        #1 $finish;
98
      end
99 endmodule: Adder_test
100
101
102 module Register_test ();
      //`define 3 3
103
104
      logic [2:0] D, Q;
105
      logic en, clear;
106
      logic clk, reset_L;
107
108
      Register #(3) regis (.*);
109
110
      initial begin
        $monitor($time,, "Q=%d, D=%d, en=%d, clear=%b",
111
                 Q, D, én, clear);
112
113
        clk = 0;
114
        forever #5 clk = ~clk;
115
116
117
      initial begin
118
        D = 3'b000;
        en = 0;
119
120
        clear = 0;
        reset_L <= 0:
121
122
        @(posedge clk);
123
        reset_L <= 1;
        @(posedge clk);
124
125
        D = 3'b100;
126
      // reset is synchronous, so must wait for a clk edge
127
        @(posedge clk);
        en = 1;
128
129
        @(posedge clk);
130
        D = 3'b010;
131
        @(posedge clk);
132
        D = 3'b011;
        clear = 1;
133
        @(posedge clk);
134
135
        en = 0;
136
        @(posedge clk);
        clear = 0;
137
138
        @(posedge clk);
139
        @(posedge clk);
        D = 3'b111;
140
141
        en = 1;
```

```
Filename: library_tests.sv
```

```
@(posedge clk);
142
143
                       D = 3'b101;
                       en = 0;
144
145
                       @(posedge clk);
146
                       #1 $finish;
147
                 end
148
149 endmodule: Register_test
150
151 module Counter_test ();
                 // WIDTH = 6
logic en, clear, load, up;
logic clk;
152
153
154
                 logic [5:0] D, Q;
155
156
157
                 Counter #(6) counti (.*);
158
159
                 initial begin
                       monitor($time,, "Q=%d, D=%d, en=%d, clear=%b \setminus $time, $t
160
                                                                           load=%b, up=%b"
161
162
                                                Q, D, en, clear, load, up);
                       clk = 0;
163
164
                       forever #5 clk = ~clk;
165
                 end
166
167
168
                 initial begin
                       en = 0;
169
170
                       clear = 0;
                       load = 0;
171
                       up = 0;
172
                       D = 6'b011101;
173
174
                       @(posedge clk);
                       en = 1;
175
176
                       load = 1;
177
                       @(posedge clk);
                       load = 0;
178
179
                       up = 1;
180
                       @(posedge clk);
181
                       @(posedge clk);
182
                       clear = 1;
183
                       @(posedge clk);
                       clear = 0;
184
185
                       @(posedge clk);
186
                       load = 1;
187
                       @(posedge clk);
188
                       #1 $finish;
189
                 end
190
191 endmodule: Counter_test
192
193 module ShiftRegister_test ();
194
                 // WIDTH = 9
195
                 logic en, load, left;
196
                 logic clk;
197
                 logic [8:0] D, Q;
198
199
                 initial begin
                       $monitor($time,, "Q=%d, D=%d, en=%d, load=%b, left=%b",
200
201
                                                 Q, D, en, load, left);
202
                       clk = 0;
203
                       forever #5 clk = ~clk;
204
205
206
                 ShiftRegister #(9) shifti (.*);
207
                 initial begin
208
                      en = 0;
left = 0;
209
210
                       load = 0;
211
212
                       // up = 0;
```

```
Filename: library_tests.sv
```

```
D = 9'b00000001;
213
214
         @(posedge clk);
215
         en = 1;
216
         load = 1;
         left = 1;
217
218
         @(posedge clk);
219
         load = 0;
220
         @(posedge clk);
221
         @(posedge clk);
         left = 0;
222
223
         @(posedge clk);
224
         @(posedge clk);
225
         en = 0;
226
         @(posedge clk);
227
         @(posedge clk);
         load = \bar{1};
228
229
         en = 1;
230
         left = 1;
231
         @(posedge clk);
232
         @(posedge clk);
233
         left = 0;
234
         @(posedge clk);
235
         #1 $finish;
236
      end
237
238 endmodule: ShiftRegister_test
239
240 module BarrelShiftRegister_test ();
       // WIDTH = 5
241
      logic load, en, clk;
logic [1:0] by;
logic [4:0] D, Q;
242
243
244
245
246
      initial begin
         $monitor($time,, "Q=%d, D=%d, en=%d, load=%b, by=%d",
247
248
                   Q, D, en, load, by);
         clk = 0;
249
250
         forever #5 clk = ~clk;
251
      end
252
253
254
      BarrelShiftRegister #(5) barri (.*);
255
       initial begin
256
         en = 0;
by = 2'b01;
257
258
259
         load = 0;
         // up = 0;
D = 5'b00001;
260
261
262
         @(posedge clk);
         en = 1;
load = 1;
263
264
265
         @(posedge clk);
266
         load = 0;
267
         @(posedge clk);
268
         @(posedge clk);
269
         @(posedge clk);
270
         @(posedge clk);
271
         @(posedge clk);
         load = 1;
272
         @(posedge clk);
273
274
         en = 0;
275
         @(posedge clk);
276
         load = 0;
         by = 2'b10;
277
278
         en = 1;
279
         @(posedge clk);
280
         load = 1;
281
         @(posedge clk);
282
         @(posedge clk);
         load = 0;
283
```

```
Filename: library_tests.sv
```

```
284
        by = 2'b11;
285
        @(posedge clk);
286
        load = 1;
287
        @(posedge clk);
        by = 2'b00;
288
289
        @(posedge clk);
290
        @(posedge clk);
        #1 $finish;
291
292
      end
293
294 endmodule: BarrelShiftRegister_test
295
296 module Memory_test();
      logic re, we, clk;
297
298
      logic [7:0] Address;
      tri [15:0] Data;
299
300
      logic en1, en2;
301
302
      Memory memi (.*);
303
      initial begin
        304
305
        clk = 0;
306
307
        forever #5 clk = ~clk;
308
309
310
      assign Data = (en1) ? 16'b1 : 'z;
311
      initial begin
312
        re = 0;
313
        we = 1;
314
        en1 = 1;
Address = 7'b1101101;
315
316
317
        @(posedge clk);
318
        @(posedge clk);
319
        en1 = 0;
320
        re = 1;
        we = 0;
321
322
        @(posedge clk);
        @(posedge clk);
Address = 7'b1000001;
323
324
325
        @(posedge clk);
326
        re = 0;
327
        we = 1;
        en1 = 1;
328
        // Data = 16'b11111111111111;
329
330
        @(posedge clk);
        en1 = 0;
331
        re = 1;
332
        we = 0;
333
        @(posedge clk);
Address = 7'b1101101;
334
335
336
        @(posedge clk);
337
        #1 $finish;
338
      end
339
340 endmodule: Memory_test
341
342
343
344
345
346
347
348
349
350
```

```
Problem 3: [10 points]
Filename: hw8prob3.sv
  1 `default_nettype none
  2 module OnesCount
     \#(parameter w = 30)
     (input
             logic
                             d_in_ready, clk, reset,
      input logic [w-1:0] d_in,
      output logic
  6
                             dor,
  7
      output logic [$clog2(w)-1:0] d_out);
  8
  9
      logic lowBit, done, Cclr_L, Cinc_L;
 10
      logic Sload_L, Sshift_L, Oclr_L;
 11
      logic Oinc_L;
      logic dummy1, dummy2;
logic [29:0] shifted;
 12
 13
 14
 15
      logic [$clog2(w)-1:0] SC;
 16
 17
      assign lowBit = shifted[0];
 18
 19
      fsm #(w) control (.*);
 20
 21
      ShiftRegister #(w) sr (.Q(shifted), .D(d_in), .clk,
 22
                                .load(~Sload_L), .en(~Sshift_L), .left(1'b0));
 23
 24
      Counter #($clog2(w)) sc (.clk, .en(1'b1), .D(5'b0), .load(1'b0),
 25
                                  .clear(~Cclr_L), .up(~Cinc_L), .Q(SC));
 26
      MagComp #($clog2(w)) cmp (.AltB(dummy1), .AeqB(done);
 27
 28
                                   .AgtB(dummy2), .A(SC), .B(5'd30));
 29
      Counter #($clog2(w)) oct (.clk, .clear(~Oclr_L), .up(~Oinc_L)
 30
                           .Q(d_out), .en(1'b1), .D(5'b0), .load(1'b0));
 31
 32
 33 endmodule: OnesCount
 34
 35 module fsm
 36
     \#(parameter w = 30)
      (input logic clk, reset, done,
 37
               logic d_in_ready, lowBit,
 38
       input
       output logic Cclr_L, Cinc_L, Sload_L, Sshift_L, Oclr_L, Oinc_L, dor);
 39
 40
      enum logic {A = 1'b0, B = 1'b1} cur_state, n_state;
 41
 42
 43
      always_comb begin
        case (cur_state)
 44
 45
           A: begin //State A
 46
              n_state = d_in_ready ?
                                       B : A;
              Cclr_L = d_in_ready ? 0 : 1;
Sload_L = d_in_ready ? 0 : 1;
Oclr_L = d_in_ready ? 0 : 1;
 47
 48
 49
              Sshift_L = 1;
 50
                       = 1;
 51
              Cinc_L
 52
              0inc_L
              dor = 0; // D_out_ready
 53
 54
              end
           B: begin //State B
 55
 56
              n_{state} = (done)? A : B;
 57
                        = (done)? 1 : 0;
              dor
 58
              Cclr_L
                        = 1;
                       = 1;
              Sload_L
 59
              Oclr_L
                       = 1;
 60
                        = (done) ? 1 : 0;
 61
              Cinc L
 62
              Sshift_L = (done) ? 1 : 0;
 63
              Oinc_L = (done)? 1:~lowBit;
 64
              end
 65
        endcase
 66
 67
      always_ff @(posedge clk, posedge reset)
 68
 69
        if (reset)
 70
           cur_state <= A;
```

Filename: hw8prob3.sv Page #: 2

71 else 72 cur_state 73 74 endmodule: fsm else
 cur_state <= n_state;</pre>