Problem 1: [8 points] Drill problem Filename: hw5prob1.sv 1 `default_nettype none 3 module hw5prob1 (input logic Input, clock, reset_n, 5 output logic Prob1); 6 logic [1:0] state, nextState; 8 always_comb begin nextState[0] = ~Input; nextState[1] = state[0] & Input | state[1] & ~state[0] & ~Input; 9 10 11 12 end 13 assign Prob1 = state[1] & state[0]; 14 15 always_ff @(posedge clock, negedge reset_n) 16 if (~reset_n) state <= 2'b0;</pre> 17 18 else 19 20 state <= nextState;</pre>

21 endmodule: hw5prob1

22

Problem 2: [8 points] Drill problem Filename: hw5prob2.sv 1 `default_nettype none 3 module hw5prob2 (input logic Input, clock, reset_n, output logic Prob2); 5 6 logic [1:0] state, nextState; 8 always_comb begin nextState[0] = ~Input; nextState[1] = state[0] & Input; 9 10 11 12 end 13 assign Prob2 = ~state[1] & state[0] & ~Input; 14 15 always_ff @(posedge clock, negedge reset_n) 16 if (~reset_n) state <= 2'b0;</pre> 17 18 else 19 20 state <= nextState;</pre>

21 endmodule: hw5prob2

22