```
Lab Code [5 points]
Filename: Tutorial.sv

1 module Tutorial
2 (output logic f,
3 input logic a, b, c, d);
4
5 logic f1, f2;
6
7 nand g1(f, f1, f2),
8 g2(f1, a, b),
9 g3(f2, c, d);
10
11 endmodule: Tutorial
```

```
Lab Code [5 points]
Filename: chipInterface.sv

1 `default_nettype none
2 module chipInterface
3   (input logic SW[17:0],
4   output logic LEDR[17:0]);
5
6   multiplexer DUT (.a(SW[0]), .b(SW[1]), .sel(SW[17]), .f(LEDR[17]));
7 endmodule: chipInterface
```

```
Lab Code [5 points]
Filename: lab0.sv
  1 `default_nettype none
  3 module multiplexer
       (output logic f,
 input logic a, b, sel);
  4
  5
  6
  7
        logic f1, f2, n_sel;
  8
  9
        and #2 g1(f1, a, n_sel);
       and #2 g2(f2, b, sel);
or #2 g3(f, f1, f2);
not g4(n_sel, sel);
 10
 11
 12
 13
 14 endmodule: multiplexer
 15
16 module muxTester
       (output logic a, b, sel,
 17
        input logic muxOut);
 18
 19
        initial begin
 20
 21
        $monitor($time,,
"a = %b, b = %b, sel = %b, muxOut = %b",
 22
        a, b, sel, muxOut);
a = 0;
 23
 24
 25
        b = 0;
        sel = 0;
#10 b = 1;
 26
 27
        #10 a = 1;
 28
        #10 b = 0;
#10 sel = 1;
 29
 30
 31
        #10 b = 1;
        #10 a = 0;
 32
        #10 b = 0;
 33
 34
        #10 $finish;
 35
        end
 36
 37 endmodule: muxTester
 38
 39 module system();
      logic wire_a, wire_b, select, mux_out;
 40
41
 42
      multiplexer DUT (.a(wire_a), .b(wire_b), .f(mux_out), .sel(select));
 43
       muxTester mt (.a(wire_a), .b(wire_b), .muxOut(mux_out), .sel(select));
44
45 endmodule: system
```