```
Problem 1: [8 points] Drill problem Filename: hw6prob1.sv
```

```
1 `default_nettype none
 2 module hw6prob1
     (input logic a, clock, reset_N,
      output logic found_it);
 5
 6
      enum logic [2:0] {seen0 = 3'b000, seen1 = 3'b010,
 7
                         seen10 = 3'b100} state, nextState;
8
9
      always_ff @(posedge clock, negedge reset_N)
10
        if(~reset_N) state <= seen0;</pre>
11
        else state <= nextState;</pre>
12
13
      always_comb
14
        unique case (state)
          seen0: nextState = (a) ? seen1 : seen0;
15
16
          seen1: nextState = (a) ? seen1 : seen10;
          seen10: nextState = (a) ? seen1: seen0;
17
18
        endcase
19
20
      always_comb begin
21
       found_it = (state == seen10) & a;
22
      end
23 endmodule: hw6prob1
24
25 module hw6prob1_test ();
26
      logic clock, reset_N, a, found_it;
27
28
      hw6prob1 fsm (.*);
29
30
      initial begin
        $monitor ($stime,, "found_it = %b, a = %b, state = %s",
31
32
                   found_it, a, fsm.state.name);
        clock = 0;
33
34
        reset_N = 0;
35
        reset_N <= 1;
36
        forever #5 clock = ~clock;
37
     end
38
     initial begin
39
40
        a <= 1;
41
        @ (posedge clock);
42
        @ (posedge clock);
43
        a <= 0;
44
        @ (posedge clock);
45
        a <= 1;
46
        @ (posedge clock);
47
        $finish;
     end
48
49
50 endmodule: hw6prob1_test
51
```

```
Problem 2: [8 points] Drill problem
Filename: hw6prob2.sv
  1 `default_nettype none
  2 module hw6prob2
       (input logic b, clock, reset,
        output logic found3zeros_N);
  5
  6
        enum logic [2:0] {seen1 = 3'b000, seen0 = 3'b001, int1 = 3'b010,
                               int2 = 3'b011, seen00 = 3'b100, seen000 = 3'b101}
  7
  8
                               state, nextState;
  9
        always_ff @ (posedge clock, posedge reset)
  if (reset) state <= seen1;</pre>
 10
 11
 12
           else state <= nextState;</pre>
 13
 14
        always_comb
 15
           unique case (state)
 16
             seen1: nextState = (b) ? seen1 : seen0;
             seen0: nextState = (b) ? int1 : seen00;
 17
             int1: nextState = (~b) ? seen00 : int2;
int2: nextState = (~b) ? seen00 : seen1;
seen00: nextState = (~b) ? seen000 : int1;
seen000 : nextState = (~b) ? seen000 : seen00;
 18
 19
 20
 21
 22
           endcase
 23
 24
        always_comb begin
 25
           found3zeros_N = (state != seen000);
 26
        end
 27 endmodule: hw6prob2
 28
 29 module hw6prob2_test();
30 logic b, clock, reset, found3zeros_N;
31 hw6prob2 fsm (.b, .clock, .reset, .found3zeros_N);
 32
 33
       initial begin
          $monitor ($stime,, "b = %b, state = %s, found3zeros_N = %b",
 34
 35
                      b, fsm.state.name, found3zeros_N);
 36
          clock = 0;
         reset = 1;
 37
          reset <= 0;
 38
         forever #5 clock = ~clock;
 39
 40
 41
 42
       initial begin
 43
         b <= 0;
 44
          @ (posedge clock);
 45
          @ (posedge clock);
 46
         @ (posedge clock);
         @ (posedge clock);
b <= 1;
 47
 48
 49
          @ (posedge clock);
         @ (posedge clock);
@ (posedge clock);
 50
 51
 52
         @ (posedge clock);
 53
          @ (posedge clock);
 54
          $finish;
 55
       end
 56 endmodule: hw6prob2_test
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
```

68 69 70

```
1 `default_nettype none
 2 module hw6prob3
      (input logic A, B, clock, reset_N,
       output logic f);
 5
 6
       enum logic [8:0] {idle = 9'b000000001, aA = 9'b000000010,
                            AA = 9'b00000100, AAA = 9'b000001000,

nA = 9'b000010000, bB = 9'b000100000,

BB = 9'b001000000, BBB = 9'b010000000,

nB = 9'b1000000000} state, nextState;
 7
 8
 9
10
       always_ff @ (posedge clock, negedge reset_Ń)
if (~reset_N) state <= idle;</pre>
11
12
         else state <= nextState;</pre>
13
14
15
       always_comb
16
         unique case (state)
            idle: begin
17
                     if (A) nextState = aA;
18
19
                     else if (B) nextState = bB;
20
                     else nextState = idle;
21
                   end
22
            aA: begin
                     if (A) nextState = AA;
23
24
                     else nextState = nA;
25
               end
26
            AA: begin
                     if (A) nextState = AAA;
27
28
                     else nextState = nA;
29
               end
30
            AAA: begin
                     if (A) nextState = aA;
31
32
                     else if (B) nextState = bB;
33
                     else nextState = idle;
34
35
            nA: begin
                     if (A) nextState = aA;
36
37
                     else nextState = nA;
38
                 end
39
            bB: begin
                     if (B) nextState = BB;
40
41
                     else nextState = nB;
42
               end
43
            BB: begin
44
                     if (B) nextState = BBB;
45
                     else nextState = nB;
46
                end
            BBB: begin
47
                     if (A) nextState = aA;
48
                     else if (B) nextState = bB;
49
50
                     else nextState = idle;
51
                  end
            nB: begin
52
                     if (B) nextState = bB;
53
54
                     else nextState = nB;
55
                 end
56
         endcase
57
58
       always_comb begin
         F = ((state == AA) & A) | ((state == BB) & B);
59
60
61
62 endmodule: hw6prob3
63
64
```

Problem 4: [4 points] Drill problem Filename: hw6prob4.sv

```
1 `default_nettype none
 3 module hw6prob4 ();
       logic Input, Prob1, clock, reset_n;
 5
 6
       hw5prob1 dut (.Input, .clock, .reset_n, .Prob1);
 7
       initial begin
 8
         $monitor ($stime,, "Prob1 = %b, Input = %b, state = %s",
 9
10
                     Prob1, Input, dut.state.name);
         clock = 0;
reset_n = 0;
11
12
         reset_n <= 1;
13
14
         forever #5 clock = ~clock;
15
16
      initial begin
17
         Input <= 1;
18
19
         @ (posedge clock);
         Input <= 0;
@ (posedge clock);
@ (posedge clock);</pre>
20
21
22
         Input <= 1;
23
24
         @ (posedge clock);
25
         Input <= 0;
         @ (posedge clock);
@ (posedge clock);
Input <= 1;</pre>
26
27
28
         @ (posedge clock);
Input <= 0;</pre>
29
30
         @ (posedge clock);
31
         Input <= 1;
32
33
         @ (posedge clock);
34
         @ (posedge clock);
         $finish;
35
36
     end
37
38 endmodule: hw6prob4
39
```

Problem 5: [4 points] Drill problem Filename: hw6prob5.sv 1 `default_nettype none 2

```
3 module hw6prob5 ();
       logic Input, Prob2, clock, reset_n;
 5
 6
       hw5prob2 dut (.Input, .clock, .reset_n, .Prob2);
 7
 8
       initial begin
         $monitor ($stime, _ "Prob2 = %b, Input = %b, state = %s",
 9
10
                     Prob2, Input, dut.state.name);
         clock = 0;
reset_n = 0;
11
12
13
         reset_n <= 1;
14
         forever #5 clock = ~clock;
15
16
17
      initial begin
18
         Input <= 1;
19
         @ (posedge clock);
         Input <= 0;
@ (posedge clock);
@ (posedge clock);</pre>
20
21
22
         Input <= 1;
23
24
         @ (posedge clock);
25
         Input <= 0;
         @ (posedge clock);
Input <= 1;</pre>
26
27
         @ (posedge clock);
28
         @ (posedge clock);
$finish;
29
30
31
      end
32
33 endmodule: hw6prob5
```

```
Problem 6: [16 points]
Filename: hw6prob6.sv
  1 `default_nettype none
  2 module hw6prob6
      (input logic clock, reset, r1, r2, r3,
       output logic g1, g2, g3);
  5
       enum logic [2:0] {idle = 3'b000, A = 3'b001,
  6
  7
                           B = 3'b010, C = 3'b100} state, nextState;
  8
  9
       always_ff @(posedge clock, posedge reset)
 10
          if(reset) state <= idle;</pre>
 11
          else state <= nextState;</pre>
 12
 13
       always_comb begin
 14
          if ((g1 & r1)
                           (r1 & (~r2) & (~r3)) |
 15
              (r1 & (~g1) & (~g2) & (~g3))
              ((~g2) & r1 & r2 & (~r3))) nextState = C;
 16
 17
          else if (((~g3) & (~r1) & (r2)) | (g3 & (~r1) & (r2) & (~r3)) | (g2 & r2))
              nextState = B;
 18
 19
          else if (((~g3) & (~r1) & (~r2) & r3) | ((~g1) & (~g2) & g3 & r3))
 20
              nextState = A;
 21
          else
 22
              nextState = idle;
 23
       end
 24
 25
       always_comb begin
 26
         g1 = state[2];
         g2 = state[1];
 27
         g3 = state[0];
 28
 29
       end
 30 endmodule: hw6prob6
 31
 32 module hw6prob6_test1 ();
       logic clock, reset, r1, r2, r3, g1, g2, g3;
 33
 34
 35
       hw6prob6 fsm(.*);
 36
 37
       initial begin
         $monitor ($stime,, "r1 = %b, r2 = %b, r3 = %b, \
g1 = %b, g2 = %b, g3 = %b, state = %s"
 38
 39
 40
                     r1, r2, r3, g1, g2, g3, fsm.state.name);
         clock = 0;
41
         reset = 1;
 42
 43
          reset <= 0;
 44
          forever #5 clock = ~clock;
45
      end
46
 47
      initial begin
         r1 = 0;
 48
 49
          r2 = 0;
          r3 = 0;
 50
 51
         @ (posedge clock);
 52
         r2 = 1;
 53
         r3 = 1;
 54
          @ (posedge clock);
 55
         @ (posedge clock);
         r2 = 0;
 56
         r1 = 1;
 57
 58
          @ (posedge clock);
 59
          @ (posedge clock);
 60
         r1 = 0;
 61
         @ (posedge clock);
 62
         @ (posedge clock);
         r3 = 0;
 63
 64
         @ (posedge clock);
 65
        $finish;
 66
      end
 67
 68 endmodule: hw6prob6_test1
 69
 70 module hw6prob6_test2 ();
```

```
logic clock, reset, r1, r2, r3, g1, g2, g3;
 72
 73
       hw6prob6 fsm (.*);
 74
 75
       initial begin
 76
         $monitor ($stime,, "r1 = %b, r2 = %b, r3 = %b, \
                    g1 = %b, g2 = %b, g3 = %b, state = %s"
 77
 78
                    r1, r2, r3, g1, g2, g3, fsm.state.name);
 79
         clock = 0;
 80
         reset = 1;
         reset <= 0;
 81
 82
         forever #5 clock = ~clock;
 83
      end
 84
      initial begin
 85
 86
         r1 = 0;
 87
         r2 = 0;
 88
         r3 = 0;
 89
         @ (posedge clock);
 90
         r3 = 1;
 91
         @ (posedge clock);
 92
         r3 = 0;
         r2 = 1;
93
 94
         @ (posedge clock);
         r2 = 0;
 95
96
         r1 = 1;
97
         @ (posedge clock);
         r1 = 0;
98
         @ (posedge clock);
99
         r3 = 1;
100
         @ (posedge clock);
101
102
         r2 = 1;
103
         @ (posedge clock);
         r2 = 0;
104
105
         r1 = 1;
106
         @ (posedge clock);
107
         r2 = 2;
108
         @ (posedge clock);
         r3 = 0;
109
         r2 = 1;
110
111
         r1 = 0;
         @ (posedge clock);
112
113
         r3 = 1;
114
         @ (posedge clock);
         r3 = 0;
115
         r1 = 1;
116
         @ (posedge clock);
117
         r1 = 0;
118
         r3 = 1;
119
120
         @ (posedge clock);
121
         r1 = 1;
122
         @ (posédge clock);
         r3 = 0;
123
124
         r1 = 1;
         r2 = 0;
125
126
         @ (posedge clock);
         r3 = 1;
127
128
         @ (posedge clock);
129
         r3 = 0;
         r2 = 1;
130
131
         @ (posedge clock);
         r3 = 1;
132
133
         @ (posedge clock);
         Šfinish;
134
135
136
137 endmodule: hw6prob6_test2
138
139
```