```
Problem 1: [12 points] Drill problem
Filename: library.sv
  1 `default_nettype none
  3 module MagComp
       # (parameter WIDTH = 1)
       (input logic [WIDTH-1:0] A, B,
  5
  6
        output logic AltB, AeqB, AgtB);
  7
  8
      always_comb begin
  9
         if(A < B)
 10
           begin
 11
              AeqB = 1'b0;
              AltB = 1'b1;
 12
              AgtB = 1'b0;
 13
 14
           end
         else if (A == B)
 15
 16
           begin
              AeqB = 1'b1;
 17
              AltB = 1'b0;
 18
              AgtB = 1'b0;
 19
 20
           end
 21
         else
 22
           begin
              AgtB = 1'b1;
 23
              AĬtB = 1'b0;
 24
 25
              AeqB = 1'b0;
 26
           end
 27
      end
 28
 29 endmodule: MagComp
 30
 31
 32 module Multiplexer
      # (parameter WIDTH = 2)
 33
       // parameter S_WIDTH = $clog2(WIDTH);
 34
       (input logic [WIDTH-1:0] I,
 input logic [$clog2(WIDTH)-1:0] S,
 35
 36
 37
        output logic Y);
 38
      always_comb begin
 39
         if'(\bar{S} < WIDTH)
 40
           Y = I[S];
 41
 42
      end
 43
 44 endmodule: Multiplexer
45
46 module Mux2to1
      // input width
# (parameter WIDTH = 1)
 47
 48
       (input logic [WIDTH-1:0] I0, I1,
input logic S,
 49
 50
        output logic [WIDTH-1:0] Y);
 51
 52
 53
      assign Y = S ? I1 : I0;
 54
 55 endmodule: Mux2to1
 56
 57 module Decoder
 58
         # (parameter WIDTH = 1)
         // parameter I_WIDTH = $clog2(WIDTH);
(input logic [$clog2(WIDTH)-1:0] I,
  input logic en,
 59
 60
 61
 62
          output logic [WIDTH-1:0] D);
 63
 64
         always_comb begin
           D = 0;
 65
           if (en)
 66
 67
              begin
                if (I < WIDTH)
 68
                  D[I] = 1'b1;
 69
 70
              end
```

```
Filename: library.sv
```

Page #: 2

```
71
              else
                 D = I;
 72
 73
 74
 75 endmodule: Decoder
 76
 77 module Adder
        # (parameter WIDTH = 1)
 78
        (input logic [WIDTH-1:0] A, B,
input logic Cin,
output logic [WIDTH-1:0] S,
output logic Cout);
 79
 80
 81
 82
 83
 84
        assign \{Cout, S\} = A + B + Cin;
 85
 86 endmodule: Adder
 87
 88 module Register
 89
        # (parameter WIDTH = 1)
        (input logic [WIDTH-1:0] D,
input logic en, clear,
input logic clock,
output logic [WIDTH-1:0] Q);
 90
 91
 92
 93
 94
 95
         always_ff @(posedge clock)
 96
            if (en)
 97
               Q <= clear ? 0 : D;
 98
 99 endmodule: Register
100
101
102
103
104
105
106
107
```

```
Problem 1: [12 points] Drill problem
Filename: library_tests.sv
  1 module MagComp_test ();
     logic [4:0] A1, B1;
 3
     logic AltB, AgtB, AeqB;
     MagComp #(5) five (.A(A1), .B(B1), .AltB, .AgtB, .AeqB);
 5
 6
 7
     initial begin
       8
 9
 10
       #5 A1 = 5'b10000;
          B1 = 5'b00010;
 11
       #5 A1 = 5'b00001
 12
          B1 = 5'b00001;
13
       #5 B1 = 5'b01111;
14
15
       #1 $finish;
16
     end
17 endmodule: MagComp_test
18
19 module Multiplexer_test ();
     logic [6:0] I;
logic Y;
 20
 21
     logic [2:0] S;
 22
 23
 24
     Multiplexer \#(7) m1 (.*);
 25
 26
     initial begin
       27
 28
       #5 I = 7'b00000000;
 29
          S = 3'b000;
 30
       #5 S = 3'b101;
 31
       #5 I = 7'b0100000;
 32
       #5 S = 3'b111;
 33
 34
       #5 I = 7'b1111000;
35
          S = 3'b001;
       #5 S = 3'b100;
36
       #1 $finish;
37
 38
 39
40 endmodule: Multiplexer_test
41
42 module Mux2to1_test ();
43
     logic [6:0] I0, I1, Y;
44
     logic S;
45
46
     Mux2to1 \#(7) m1 (.*);
47
     initial begin
48
       49
50
       #5 I0 = 7'b00000000;
 51
          I1 = 7'b11111111;
 52
 53
          S = 1'b1;
       #5 S = 1'b0;
54
55
       #1 $finish;
56
     end
57 endmodule: Mux2to1_test
 58
59 module Decoder_test ();
     // `define WIDTH1 3
// `define I_WIDTH1 2
         `define WIDTH1 3
60
61
 62
     logic [2:0] D;
63
64
     logic [1:0] I;
 65
     logic en;
 66
 67
     Decoder \#(3) dec (.*);
 68
 69
     initial begin
       $monitor($time,, "I=%d, en=%b, D=%b", I, en, D);
 70
```

```
Filename: library_tests.sv
```

```
Page #: 2
```

```
#5 I = 2'b11;
 71
 72
           en = 0;
 73
        #5 en = 1;
        #5 I = 2'b01;
 74
 75
        #1 $finish;
 76
      end
 77 endmodule: Decoder_test
78
79 module Adder_test ();
80 // `define 8 8
 81
      logic Cin, Cout;
 82
      logic [7:0] A, B, S;
 83
 84
      Adder #(8) add (.*);
 85
 86
      initial begin
 87
        $monitor($time,, "A=%d, B=%d, Cin=%b, Cout=%b, S=%d", A, B, Cin, Cout, S);
 88
        #5 A = 27;
           B = 0;
 89
 90
           Cin = 1'b0;
 91
        #5 A = 38;
           B = 200;
 92
        #5 Cin = 1'b1;
93
        #5 A = 129;
 94
 95
           B = 129;
96
        #1 $finish;
97
      end
 98 endmodule: Adder_test
99
100
101 module Register_test ();
102
      //`define 3 3
      logic [2:0] D, Q;
103
104
      logic en, clear;
105
      logic clock, reset_L;
106
107
      Register #(3) regis (.*);
108
109
      initial begin
        110
111
        clock = 0;
112
113
        forever #5 clock = ~clock;
114
      end
115
116
      initial begin
        D = 3'b0\bar{0}0;
117
        en = 0;
118
119
        clear = 0;
        reset_L <= 0;
120
121
        @(posedge clock);
122
        reset_L <= 1;
123
        @(posedge clock);
124
        D = 3'b100;
125
      // reset is synchronous, so must wait for a clock edge
126
        @(posedge clock);
        en = 1;
127
128
        @(posedge clock);
129
        D = 3'b010;
130
        @(posedge clock);
131
        D = 3'b011;
        clear = 1;
132
133
        @(posedge clock);
134
        en = 0;
135
        @(posedge clock);
136
        clear = 0;
        @(posedge clock);
137
138
        @(posedge clock);
139
        D = 3'b111;
        en = 1;
140
141
        @(posedge clock);
```

```
Filename: library_tests.sv
       D = 3'b101;
en = 0;
@(posedge clock);
#1 $finish;
142
143
144
145
146
       end
147
148 endmodule: Register_test
```

149

Page #: 3

```
Problem 5: [20 points]
Filename: hw7prob5.sv
  1 `default_nettype none
  3 module fsm
       (input logic clock, reset_L, start, inputB, inputC,
  5
        output logic en, done, clear);
  6
  7
       enum logic [3:0] {init=4'b1000, checkC=4'b0100,
  8
                             checkB=4'b0010, stop=4'b0000} Q, D;
  9
 10
       always_comb
 11
         unique case (Q)
            init: D <= start ? checkC : init;
checkC: D <= inputC ? checkB : stop;</pre>
 12
 13
            checkB: D <= checkC;</pre>
 14
 15
            stop: D <= stop;</pre>
 16
         endcase
 17
 18
       always_ff @(posedge clock, negedge reset_L)
 19
         if (~reset_L) Q <= init;</pre>
 20
         else Q <= D;
 21
 22
 23
       assign clear = (Q == init) ? 1 : 0;
       assign en = (((Q == checkB) \&\& inputB) || (Q == init)) ? 1 : 0;
 24
       assign done = (Q == stop) ? 1 : 0;
 25
 26 endmodule: fsm
 27
 28 module prob5FSMD
       // #(parameter W = 8)
(input logic start, inputC, inputB,
  input logic clock, reset_L,
  input logic [7:0] inputA,
  output logic done,
 29
 30
 31
 32
 33
        output logic [7:0] value);
 34
 35
 36
       logic en, dontUse, clear;
 37
       logic [7:0] addOut;
 38
 39
       fsm dut (.*);
 40
       Adder #(8) al (.A(inputA), .B(value), .Cin(1'b0),
       .S(addOut), .Cout(dontUse));
Register #(8) r1 (.D(addOut), .en, .clear,
 41
 42
                             .clock, .Q(value));
 43
 44 endmodule: prob5FSMD
 45
 46
 47
 48
 49
 50
```

51

```
Problem 6: [12 points]
Filename: hw7prob6.sv
  1 `default_nettype none
  2
   module fsm
      (input logic clock, reset_L
       output logic firstInput, clear);
  5
  6
      enum logic [1:0] {init=2'b00, round1=2'b01, next=2'b10} D, Q;
  7
  8
      always_comb
 9
        unique case(Q)
 10
          init: D <= round1;</pre>
 11
          round1: D <= next;
          next: D <= next;</pre>
 12
 13
          default: D <= init;</pre>
 14
        endcase
 15
 16
 17
      always_ff @(posedge clock, negedge reset_L)
 18
        if (~reset_L) Q <= init;</pre>
 19
        else Q <= D;
 20
 21
      always_comb begin
 22
        unique case (Q)
          next: begin
firstInput = 0;
 23
 24
 25
                   clear = 0;
 26
                 end
          init: begin
 27
 28
                   firstInput = 1;
 29
                   clear = 1;
 30
                 end
          round1: begin
 31
 32
                    firstInput = 1;
 33
                    clear = 0;
 34
 35
        endcase
 36
      end
 37 endmodule: fsm
 38
 39
 40 module serialTwosComp
      (input logic A, clock, reset_L,
41
 42
       output logic B);
 43
      logic Cin, Cout, en, clear, firstInput, flippedA;
// logic [1:0] nextState;
 44
 45
      assign flippedA = ~A;
 46
      Adder #(1) a1 (.A(flippedA), .B(firstInput), .Cin, .Cout, .S(B));
 47
      48
 49
 50
      fsm dut (.*);
 51
 52 endmodule: serialTwosComp
 53
 54 module serialTwosComp_test ();
 55
      // number is 10111011
      logic A, B, Cin, Cout;
 56
 57
      logic reset_L, clock;
 58
 59
      serialTwosComp stc (.*);
      initial begin
 60
        $monitor($time,,
 61
                          "A=%b, B=%b, Cin=%b, Cout=%b, \
 62
                           firstInput=%b, reset=%b, s=%s",
 63
                           A, B, stc.Cin, stc.Cout,
 64
                           stc.firstInput, reset_L, stc.dut.Q.name);
 65
        clock = 0;
        forever #5 clock = ~clock;
 66
 67
 68
      initial begin
 69
 70
        reset_L = 0;
```

```
A = 1;
Cin = 0;
 72
         Cout = 0;
 73
 74
         @(posedge clock);
 75
         reset_L = 1;
         @(posedge clock);
 76
 77
         A = 1;
 78
         @(posédge clock);
         @(posedge clock);
A = 0;
 79
 80
         @(posedge clock);
A = 1;
@(posedge clock);
 81
 82
 83
         @(posedge clock);
 84
 85
         @(posedge clock);
 86
         A = 0;
         @(posedge clock);
 87
 88
         A = 1;
 89
         @(posédge clock);
         reset_L = 0;
 90
         @(posedge clock);
A = 0;
reset_L = 1;
 91
 92
 93
 94
         @(posedge clock);
 95
         @(posedge clock);
 96
         @(posedge clock);
 97
         @(posedge clock);
 98
         @(posedge clock);
 99
         @(posedge clock);
         @(posedge clock);
@(posedge clock);
100
101
102
         #1 $finish;
103
104
105 endmodule: serialTwosComp_test
106
107
108
109
110
111
112
113
114
115
116
```