```
Filename: hw1prob7.sv
  1 `default_nettype none
  3 module hw1prob7
        (input logic a, b, c, d,
  5
6
7
        output logic prime, div3);
       logic p1, p2, p3, p4, t1, t2, t3, t4, t5, t6, a_not, b_not, c_not, d_not;
  8
       9
 10
 11
 12
 13
       and (t1, a_not, b_not, c, d), (t2, a_not, b, c, d_not),
 14
 15
             (t3, a, b\_not, c\_not, d),
 16
            (t4, a, b, c_not, d_not),

(t5, a, b, c, d),

(p2, a_not, b_not, c),

(p3, a_not, b, d),

(p4, d, p1);
 17
 18
 19
 20
 21
 22
       or (prime, p2, p3, p4), (div3, t1, t2, t6),
 23
 24
 25
           (t6, t3, t4, t5);
 26
 27
       xor (p1, b, c);
 28
 29 endmodule: hw1prob7
 30
 31
```

Problem 7: [6 points]

```
Problem 8: [6 points]
Filename: hw1prob8.sv
  1 `default_nettype none
  2 module hw1prob7_test
       (input logic prime, div3,
        output logic a, b, c, d);
  5
  6
        initial begin
  7
          $monitor($time,,
          "a = \%b, b = \%b, c = \%b, d = \%b, prime = \%b, div3 = \%b",
  8
  9
          a, b, c, d, prime, div3);
 10
          b = 0;
 11
 12
          c = 0;
          d = 0;
 13
          #10 d = 1;
 14
 15
          #10 c = 1;
               d = 0;
 16
          #10 d = 1;
 17
          #10 b = 1;
 18
 19
               c = 0;
               d = 0;
 20
 21
          #10 d = 1;
 22
          #10 d = 0;
 23
              c = 1;
          #10 d = 1;
 24
 25
          #10 b = 0;
               c = 0;
 26
               d = 0;
 27
               a = 1;
 28
          #10 d = 1;
 29
          #10 c = 1;
 30
               d = 0;
 31
          #10 d = 1;
 32
          #10 b = 1;
 33
 34
               c = 0;
               d = 0;
 35
          #10 d = 1;
 36
          #10 d = 0;
 37
              c = 1;
 38
          #10 d = 1;
 39
          #10 $finish;
 40
 41
        end
 42 endmodule: hw1prob7_test
 43
 44 module system();
 45
       logic á_in, b´in, c_in, d_in, p_out, div_out;
hw1prob7 INST (.a(a_in), .b(b_in), .c(c_in), .d(d_in), .prime(p_out), .div3...
 46
Line length of 88 (max is 80)

47 hwlprob7_test (.a(a_in), .b(b_in), .c(c_in), .d(d_in), .prime(p_out), .div3...
Line length of 88 (max is 80)
```

48 endmodule: system

49

Problem 12: [12 points] Drill problem Filename: hw1prob12.sv

```
1 `default_nettype none
  2 module hw1prob12
       (input logic a, b, c, input logic loc1, loc0,
  5
        output logic dir1, dir0);
  6
  7
        logic d11, d12, d13, d14, d15, d16, d17, d01, d02, d03,
  8
               d04, d05, d06, n_b, n_c, n_loc1, n_loc0;
  9
                (n_loc1, loc1),
(n_loc0, loc0),
(dir1, loc0),
(n_b, b),
 10
        not
 11
 12
 13
 14
                (n_c, c);
 15
 16
        and
                (d01, loc1, loc0),
                (d02, loc0, n_b),
(d03, n_c, n_loc1, loc0),
 17
 18
                (d04, a, ć, loc0),
(d05, a, b, c, loc1);
 19
 20
 21
 22
        or
                (d06, d01, d02, d03)
 23
                (dir0, d04, d05, d06);
 24 endmodule: hw1prob12
 25
 26 module circTester
 27
       (input logic dir1, dir0,
       output logic a, b, c, loc1, loc0);
 28
 29
        initial begin
 30
 31
          $monitor($time,,
 32
                     "a = \%b, b = %b, c = %b, loc1 = %b loc0 = %b, dir1 = %b, dir0 =...
Line length of 82 (max is 80)
          a, b, c, loc1, loc0, dir1, dir0);
for (int i = 0; i < 32; i = i + 1) begin
 33
 34
 35
            {a, b, c, loc1, loc0} = i;
 36
            #10;
 37
          end
 38
        end
 39 endmodule: circTester
40
41 module system();
 42
       logic a_in, b_in, c_in, l1_in, l0_in, d1_out, d0_out;
      hw1prob12 INST (.a(a_in), .b(b_in), .c(c_in), .loc1(l1_in), .loc0(l0_in), ....
 43
Line length of 106 (max is 80)
      circTester MEEP (.a(a_in), .b(b_in), .c(c_in), .loc1(l1_in), .loc0(l0_in), ...
Line length of 107 (max is 80)
45 endmodule: system
```

Problem 13: [8 points] Drill problem Filename: hw1prob13.sv

```
1 `default_nettype none
  2 module hw1prob13
       (input logic a, b, c,
  output logic f, f1, f2, f3, b_not);
  5
  6
  7
        not #1 (b_not, b);
        and #6 (f1, b_not, a),
(f2, a, f1);
  8
  9
10 or #5 (f3, f1, c);
11 xor #9 (f, f2, f3, 1);
12 endmodule: hw1prob13
13
14 module testTable
       (output logic a, b, c,
input logic f, f1, f2, f3, b_not);
15
16
17
        initial begin
18
        $monitor($time,,
"a = %b, b = %b, c = %b, b_not = %b, f1 = %b, f2 = %b, f3 = %b, f...
 19
 20
Line length of 84 (max is 80)
 21
                    a, b, c, b_not, f1, f2, f3, f);
        a = 1;
 22
 23
        b = 1;
 24
        c = 0;
 25
 26
        #12 a = 0;
              c = 1;
 27
        #15 $finish;
 28
 29
        end
 30 endmodule: testTable
 31
 32 module system();
       logic a, b, c, b_not, f, f1, f2, f3;
 33
       hw1prob13 up (.a, .b, .c, .b_not, .f1, .f2, .f3, .f);
testTable dawg (.a, .b, .c, .b_not, .f1, .f2, .f3, .f);
 34
 35
 36 endmodule: system
 37
 38
```