```
Lab Code [10 points]
Filename: abstractChipInterface.sv
  1 `default_nettype none
  3 module abstractChipInterface (
      input logic [2:0] KEY, input logic [17:0] SW, output logic [6:0] HEXO, output logic [7:0] LEDG);
  5
  6
  7
  8
  9
       logic [3:0] creditVal;
 10
       logic dropVal;
 11
 12
       myAbstractFSM dut(.clock(KEY[0]), .reset_N(SW[5]), .coin(SW[1:0]),
 13
                             .credit(creditVal), .drop(dropVal));
 14
 15
       BCDtoSevenSegment muah(.bcd(creditVal), .segment(HEX0));
 16
       always_comb begin
  if (dropVal)
 17
 18
 19
           LEDG = 8'b11111111;
 20
         else
 21
           LEDG = 8'b00000000;
 22
 23 endmodule: abstractChipInterface
```

```
Lab Code [10 points]
Filename: abstractFSM.sv
   `default_nettype none
 3 module myAbstractFSM (
      input logic [1:0] coin,
      output logic drop
      output logic [3:0] credit,
  6
  7
      input logic clock, reset_N);
      enum logic [2:0] {init = 3'b000, cred1 = 3'b001, cred2 = 3'b010,
 8
 9
                         cred3 = 3'b011, cred0Soda = 3'b100, cred1Soda = 3'b101,
 10
                                                                       cred2Soda = 3...
Line length of 103 (max is 80)
Line contains tabs (each tab replaced by 2 spaces in this print)
                                                                       currState, ne...
Line length of 85 (max is 80)
Line contains tabs (each tab replaced by 2 spaces in this print)
 12 // (increase bitwidth if you need more than eight states)
13 // (don't specify state encoding values)
14 // Next state logic is defined here. You are basically
 15 // transcribing the "next-state" column of the state transition
 16 // table into a SystemVerilog case statement.
      always_comb begin
 17
        case (currState)
18
          init: begin
19
 20
                   if (coin == 2'b00)
 21
                     nextState = init;
                   else if (coin == 2'b01)
 22
 23
                     nextState = cred1;
                   else if (coin == 2'b10)
 24
 25
                     nextState = cred3;
 26
                   else
 27
                     nextState <= cred1Soda;</pre>
 28
                 end
       cred1: begin
 29
 30
                 if (coin == 2'b00)
 31
                  nextState = cred1;
                else if (coin == 2'b01)
 32
                  nextState = cred2;
 33
                else if (coin == 2'b10)
 34
 35
                  nextState = cred0Soda;
 36
                else
 37
                  nextState = cred2Soda;
 38
              end
 39
 40
       cred2: begin
                 if (coin == 2'b00)
41
42
                  nextState = cred2;
43
                else if (coin == 2'b01)
 44
                   nextState = cred3;
                 else if (coin == 2'b́10)
45
46
                   nextState = cred1Soda;
 47
                else
 48
                   nextState = cred3Soda;
 49
              end
 50
 51
       cred3: begin
 52
                 if (coin == 2'b00)
 53
                  nextState = cred3;
 54
                else if (coin == 2'b01)
 55
                   nextState = cred0Soda;
 56
                else if (coin == 2'b10)
 57
                  nextState = cred2Soda;
58
                else
 59
                  nextState = cred0Soda;
 60
              end
 61
 62
       cred0Soda: nextState = init;
 63
       cred1Soda: nextState = cred1;
       cred2Soda: nextState = cred2;
 64
       cred3Soda: nextState = cred3;
 65
 66
       default: nextState = init;
```

```
endcase
 68
      end
 69
 70
 71
      always_comb begin
         drop = 0;
 72
         credit = 4'b0000;
 73
 74
         unique case (currState)
       init: credit = 4'b0000;
 75
 76
           cred1: credit = 4'b0001;
       cred2: credit = 4'b0010;
 77
       cred3: credit = 4'b0011;
 78
 79
       cred0Soda: drop = 1;
       cred1Soda: begin
 80
                      drop = 1;
 81
                      credit = 4'b0001;
 82
 83
                    end
       cred2Soda: begin
 84
 85
                      drop = 1;
                      credit = 4'b0010;
 86
 87
                    end
       cred3Soda: begin
 88
 89
                      drop = 1;
                      credit = 4'b0011;
 90
Line contains tabs (each tab replaced by 2 spaces in this print)
 91
Line contains tabs (each tab replaced by 2 spaces in this print)
 92
         endcase
 93
      end
 94
 95 // Synchronous state update described here as an always block.
96 // In essence, these are your flip flops that will hold the state 97 // This doesn't do anything interesting except to capture the new
 98 // state value on each clock edge. Also, synchronous reset.
 99
      always_ff @(posedge clock)
100
      if (~reset_N)
101
         currState <= init; // or whatever the reset state is</pre>
102
      else
103
         currState <= nextState;</pre>
104
105 endmodule: myAbstractFSM
```

```
Lab Code [10 points]
Filename: abstractFSMtest.sv
  1 module myAFSM_test();
      logic [3:0] credit;
logic [1:0] coin;
      logic drop, clock, reset_N;
      myAbstractFSM dut(.*);
  6
      initial begin
  7
         $monitor($time,, "state=%s, coin=%d, credit=%d, drop=%b",
  8
                   dut.currState.name, coin, credit, drop);
  9
         clock = 0;
 10
         forever #5 clock = ~clock;
 11
 12
 13
      initial begin
 14
       // initialize values
 15
         coin <= 2'b00; reset_N <= 0;</pre>
 16
       // reset is synchronous, so must wait for a clock edge
 17
         @(posedge clock);
 18
         @(posedge clock);
 19
       // One edge is enough, but what the heck
         @(posedge clock);
 20
 21
       // release reset and start the vector 01 10 00 11
         reset_N <= 1; // changes "after" the clock edge</pre>
 22
         coin <= 2'b01;
 23
 24
         @(posedge clock); // 1 credit
 25
         @(posedge clock); // 2 credit
 26
         @(posedge clock); // 3 credit
         @(posedge clock); // 0 credit Soda
 27
         @(posedge clock); // 0 init
@(posedge clock); // 1 credit
@(posedge clock); // 2 credit
coin <= 2'b10;
 28
 29
 30
 31
         @(posedge clock); // 1 cred Soda @(posedge clock); // 1 cred
 32
 33
 34
         coin <= 2'b11;
 35
         @(posedge clock); // 2 cred Soda
         @(posedge clock); // 2 cred
 36
 37
         coin <= 2'b11;
         @(posedge clock); // 3 cred Soda
@(posedge clock); // 3 cred
coin <= 2'b11;</pre>
 38
 39
 40
         @(posedge clock); // 0 cred Soda
 41
         @(posedge clock); // 0 cred
 42
 43
         coin = 2'b10;
         @(posedge clock); // 3 cred
coin = 2'b10;
 44
 45
 46
         @(posedge clock); // 2 cred Soda
         @(posedge clock); // 2 cred
 47
         // begin cycle 2 coin <= 2'b00;
 48
 49
         @(posedge clock); // 2 cred
coin <= 2'b01;</pre>
 50
 51
 52
         @(posedge clock); // 3 cred
         coin <= 2'b00;
 53
 54
         @(posedge clock); // 3 cred
 55
         reset_N <= 0;
 56
         @(posedge clock); // init
 57
         reset_N <= 1;
 58
         @(posedge clock); // init
         coin <= 2'b11;
 59
         @(posedge clock); // 1 cred Soda
 60
         @(posedge clock); // 1 cred
 61
         coin <= 2'b00;
 62
         @(posedge clock); // 1 cred
 63
 64
         @(posedge clock);
 65
         coin <= 2'b10;
 66
         @(posedge clock);
 67
 68
         #1 $finish;
 69
      end
 70 endmodule: myAFSM_test
```

```
Lab Code [10 points]
Filename: structuralChipInterface.sv
  1 `default_nettype none
  3 module structuralChipInterface (
       input logic [2:0] KEY,
input logic [17:0] SW,
output logic [6:0] HEX1, HEX0,
output logic [7:0] LEDG);
  5
  6
  7
  8
  9
       logic [3:0] creditVal;
 10
       logic dropVal;
 11
       12
 13
 14
 15
       BCDtoSevenSegment muah(.bcd(creditVal), .segment(HEX0));
// BCDtoSevenSegment muwe (.bcd({1'b0, dut.q2, dut.q1, dut.q0}), segment(HE...
 16
Line length of 82 (max is 80)
 17
       always_comb begin
  if (dropVal)
    LEDG = 8'b11111111;
 18
 19
 20
 21
         else
 22
           LEDG = 8'b000000000;
 23
 24 endmodule: structuralChipInterface
```

```
Lab Code [10 points]
Filename: structuralFSM.sv
  1 `default_nettype none
  3 module dFlipFlop(
      output logic q,
       input logic d, clock, reset);
  6
  7
       always @(posedge clock)
       if (reset == 1)
  8
  9
         q \le 0;
 10
       else
 11
         q \le d;
 12
 13 endmodule: dFlipFlop
 14
 15 module myStructuralFSM(
 16
       input logic [1:0] coin,
      input logic clock, reset,
output logic [3:0] credit,
 17
 18
 19
       output logic drop);
 20
 21
       logic q0, q1, q2;
       logic d0, d1, d2;
 22
 23
 24
       dFlipFlop ff0 (.d(d0), .q(q0), .clock, .reset),
 25
                  ff1 (.d(d1), .q(q1), .clock, .reset),
 26
           ff2 (.d(d2), .q(q2), .clock, .reset);
Line contains tabs (each tab replaced by 2 spaces in this print)
 27
Line contains tabs (each tab replaced by 2 spaces in this print)
       // state logic
 28
       // state assignments: init = 000, 1cred = 001,
 29
 30
       // 2cred = 010, 3cred = 011, 0credSoda = 100,
       // 1credSoda = 101, 2credSoda = 110, 3credSoda = 111
 31
 32
       always_comb begin
         d0 = (q2 \& q\bar{0}) \mid (\neg q2 \& \neg q0 \& coin[0]) \mid (q0 \& \neg coin[1])
 33
         & ~coin[0]) | (~q2 & ~q0 & coin[1]) | (q2 & q0);
d1 = (q1 & ~coin[1] & ~coin[0]) | (q1 & ~q0 & coin[0])
                & ~coin[0])
 34
 35
               (q1 & q0 & coin[1] & ~coin[0]) | (~q2 & q1 & ~q0 & coin[0]) | (~q2 & q1 & ~q0 & coin[0]) | (q2 & q1) | (~q2 & ~q1 & ~q0 & coin[0]);
 36
 37
 38
         d2 = (~q2 & q1 & coin[1]) | (~q2 & coin[1] & q0) | (~q2 & q1 & q0 & coin[0]) | (~q2 & ~q1 & coin[1] & coin[0]);
 39
 40
 41
       end
 42
 43
 44
 45
 46
Line contains tabs (each tab replaced by 2 spaces in this print)
       always_comb begin
 47
Line contains tabs (each tab replaced by 2 spaces in this print)
 48
         drop = q2;
Line contains tabs (each tab replaced by 2 spaces in this print)
         credit = {1'b0, 1'b0, q1, q0};
Line contains tabs (each tab replaced by 2 spaces in this print)
 50
Line contains tabs (each tab replaced by 2 spaces in this print)
Line contains tabs (each tab replaced by 2 spaces in this print)
 52 endmodule: myStructuralFSM
 53
Line contains tabs (each tab replaced by 2 spaces in this print)
Line contains tabs (each tab replaced by 2 spaces in this print)
```

```
Lab Code [10 points]
Filename: structuralFSMtest.sv
  1 module myFSM_test();
2 logic [3:0] credit;
3 logic [1:0] coin;
      logic drop, clock, reset;
      myStructuralFSM dut(.*);
  6
      initial begin
         $monitor($time,, "q2=%b, q1=%b, q0=%b, coin1=%b, coin0=%b, credit=%d, dro...
Line length of 83 (max is 80)
                  dut.q2, dut.q1, dut.q0, coin[1], coin[0], credit, drop);
  9
         clock = 0;
 10
         forever #5 clock = ~clock;
 11
      end
 12
 13
      initial begin
      // initialize values
 14
 15
        coin <= 'b00; reset <= 1;</pre>
 16
      // reset is synchronous, so must wait for a clock edge
 17
         @(posedge clock);
 18
         @(posedge clock);
 19
      // One edge is enough, but what the heck
 20
         @(posedge clock);
 21
      // release reset and start the vector 01 10 00 11
        reset <= 0; // changes "after" the clock edge</pre>
 22
         coin <= 2'b01;
 23
 24
         @(posedge clock); // 1 credit
 25
         @(posedge clock); // 2 credit
         @(posedge clock); // 3 credit
 26
 27
         @(posedge clock); // 0 credit Soda
        @(posedge clock); // 0 init
@(posedge clock); // 1 credit
@(posedge clock); // 2 credit
 28
 29
 30
         coin <= 2'b10;
 31
 32
         @(posedge clock); // 1 cred Soda
 33
         @(posedge clock); // 1 cred
         coin <= 2'b11;
 34
         @(posedge clock); // 2 cred Soda
 35
         @(posedge clock); // 2 cred
 36
 37
         coin <= 2'b11;
         @(posedge clock); // 3 cred Soda @(posedge clock); // 3 cred
 38
 39
         coin <= 2'b11;
 40
         @(posedge clock); // 0 cred Soda
 41
         @(posedge clock); // 0 cred
 42
 43
         coin = 2'b10;
         @(posedge clock); // 3 cred
 44
         coin = 2'b10;
 45
         @(posedge clock); // 2 cred Soda @(posedge clock); // 2 cred
 46
 47
 48
         // begin cycle
         coin <= 2'b00;
 49
 50
         @(posedge clock); // 2 cred
         coin <= 2'b01;
 51
 52
         @(posedge clock); // 3 cred
         coin <= 2'b00;
 53
 54
         @(posedge clock); // 3 cred
 55
         @(posedge clock);
 56
         reset <= 1;
 57
         @(posedge clock); // init
 58
         reset <= 0;
         @(posedge clock); // init
 59
         coin <= 2'b11;
 60
         @(posedge clock); // 1 cred Soda
 61
         @(posedge_clock); // 1 cred
 62
 63
         coin <= 2'b00;
         @(posedge clock); // 1 cred
coin <= 2'b10;</pre>
 64
 65
         @(posedge clock);
 66
 67
         #1 $finish;
 68
      end
 69 endmodule: myFSM_test
```