```
Filename: hw1prob7.sv
   1 `default_nettype none
  3 module hw1prob7
         (input logic a, b, c, d,
  4
5
6
7
          output logic prime, div3);
         logic p1, p2, p3, p4, t1, t2, t3, t4,
  8
                  t5, t6, a_not, b_not, c_not, d_not;
  9
        10
 11
 12
 13
 14
        and (t1, a_not, b_not, c, d),
    (t2, a_not, b, c, d_not),
    (t3, a, b_not, c_not, d),
    (t4, a, b, c_not, d_not),
    (t5, a, b, c, d),
    (p2, a_not, b_not, c),
    (p3, a_not, b, d),
    (p4, d, p1);
 15
 16
 17
 18
 19
 20
 21
 22
 23
         or (prime, p2, p3, p4), (div3, t1, t2, t6),
 24
 25
 26
              (t6, t3, t4, t5);
 27
 28
         xor (p1, b, c);
 29
 30 endmodule: hw1prob7
 31
 32
```

Problem 7: [6 points]

```
Problem 8: [6 points]
Filename: hw1prob8.sv
```

```
1 `default_nettype none
 2 module hw1prob7_test
     (input logic prime, div3,
      output logic a, b, c, d);
 5
 6
      initial begin
        $monitor($time,,
 7
        "a = \%b, b = \%b, c = \%b, d = \%b, prime = \%b, div3 = \%b",
 8
 9
        a, b, c, d, prime, div3);
        a = 0;
10
        b = 0;
11
12
        c = 0;
        d = 0;
13
        #10 d = 1;
14
15
        #10 c = 1;
           d = 0;
16
        #10 d = 1;
17
        #10 b = 1;
18
           c = 0;
19
           d = 0;
20
21
        #10 d = 1;
22
        #10 d = 0;
           c = 1;
23
        #10 d = 1;
24
25
        #10 b = 0;
26
            c = 0;
            d = 0;
27
            a = 1;
28
        #10 d = 1;
29
        #10 c = 1;
30
           d = 0;
31
        #10 d = 1;
32
        #10 b = 1;
33
34
            c = 0;
           d = 0;
35
        #10 d = 1;
36
        #10 d = 0;
37
           c = 1;
38
        #10 d = 1;
39
        #10 $finish;
40
41
      end
42 endmodule: hw1prob7_test
43
44 module system();
45
     logic a_in, b_in, c_in, d_in, p_out, div_out;
     hw1prob7 INST (.a(a_in), .b(b_in), .c(c_in), .d(d_in),
46
     47
48
49
50 endmodule: system
51
```

```
1 `default_nettype none
 2 module hwlprob12
      (input logic a, b, c, input logic loc1, loc0,
 5
       output logic dir1, dir0);
 6
 7
       logic d11, d12, d13, d14, d15, d16, d17, d01, d02, d03,
 8
              d04, d05, d06, n_b, n_c, n_loc1, n_loc0;
 9
                (n_loc1, loc1),
(n_loc0, loc0),
(dir1, loc0),
(n_b, b),
10
       not
11
12
13
14
                (n_c, c);
15
16
       and
                (d01, loc1, loc0),
                (d02, loc0, n_b),
(d03, n_c, n_loc1, loc0),
17
18
                (d04, a, ć, loc0),
(d05, a, b, c, loc1);
19
20
21
22
       or
                (d06, d01, d02, d03)
23
                (dir0, d04, d05, d06);
24 endmodule: hw1prob12
25
26 module circTester
27
      (input logic dir1, dir0,
28
       output logic a, b, c, loc1, loc0);
29
30
       initial begin
31
         $monitor($time,,
                    "a = \%b, b = \%b, c = \%b, loc1 = \%b, \
32
                     loc0 = '%b, dir1 = %b, dir0 = %b",
33
         a, b, c, loc1, loc0, dir1, dir0);
for (int i = 0; i < 32; i = i + 1) begin
{a, b, c, loc1, loc0} = i;
34
35
36
37
            #10;
38
         end
39
       end
40 endmodule: circTester
41
42 module system();
      logic a_in, b_in, c_in, l1_in, l0_in, d1_out, d0_out;
43
      hwlprobl2 INST (.a(a_in), .b(b_in), .c(c_in), .loc1(l1_in), .loc0(l0_in), .dir1(d1_out), .dir0(d0_out));
44
45
      46
47
48 endmodule: system
```

Problem 13: [8 points] Drill problem Filename: hw1prob13.sv

```
1 `default_nettype none
  2 module hw1prob13
        (input logic a, b, c,
  output logic f, f1, f2, f3, b_not);
  5
  6
 7
         not #1 (b_not, b);
8 and #6 (f1, b_not, a),

9 (f2, a, f1);

10 or #5 (f3, f1, c);

11 xor #9 (f, f2, f3, 1);

12 endmodule: hw1prob13
13
14 module testTable
        (output logic a, b, c,
input logic f, f1, f2, f3, b_not);
15
16
17
         initial begin
18
         $monitor($time,,
19
                       "a = %b, b = %b, c = %b, b_not = %b, \
f1 = %b, f2 = %b, f3 = %b, f = %b",
a, b, c, b_not, f1, f2, f3, f);
20
21
22
         a = 1;
23
24
         b = 1;
25
         c = 0;
26
27
         #12 a = 0;
               c = 1;
28
         #15 $finish;
29
30
         end
31 endmodule: testTable
32
33 module system();
        logic a, b, c, b_not, f, f1, f2, f3;
34
        hwlprob13 up (.a, .b, .c, .b_not, .f1, .f2, .f3, .f);
testTable dawg (.a, .b, .c, .b_not, .f1, .f2, .f3, .f);
35
36
37 endmodule: system
38
39
```