```
Lab Code [10 points]
Filename: fsm.sv

1 `default_nettype
2
2 modulo fsm
```

```
1 `default_nettype none
  module fsm
     (input logic [2:0] fsm_notif, patternSignal,
      input logic end_seq, len_reached,
      input logic ready,
 6
 7
      input logic clock, reset_N,
 8
      output logic en_pc, cl_pc, re_p, re_s, en_wc, cl_wc,
 9
                    cl_lc, en_lc, done, found_it, error,
10
                    cl_tmp, en_tmp, ld_tmp, sel_tmp);
11
12
      enum logic [5:0] {start = 6'b000000, readLetPat = 6'b000001,
                          checkPattern = 6'b000010, compTwoFirst = 6'b000011,
13
                          compTwoSec = 6'b000100, compThreeFirst = 6'b000101
14
15
                          compThreeSec = 6'b000110, compThreeThird = 6'b000111,
16
                          oneMatchUpTo = 6'b001001, incPatFinish = 6'b010111,
                          doneOneLeft = 6'b001010, doneTwoLeft = 6'b001011;
17
                          zeroMatchUpTo = 6'b011100, oneMatchAll = 6'b011101,
18
19
                          incLetPat = 6'b001100, endNoGood = 6'b001101,
20
                          Error = 6'b001111, incPat21 = 6'b010000
                          incPat22 = 6'b010001, incPat31 = 6'b010010,
21
                          incPat32 = 6'b010011, incPat33 = 6'b010100
22
                          incPatUpTo = 6'b010101, incPatAll = 6'b010110,
23
24
                          good = 6'b011110, incWordAll = 6'b011111,
                          incWordZeroUp = 6'b001000, incWordOneUp = 6'b001110,
25
                          seenA2 = 6'b100001, seenC2 = 6'b100010,
26
27
                          seenT2 = 6'b100011, seenG2 = 6'b100100,
28
                          seenAC3 = 6'b100101, seenAT3 = 6'b100110,
                         seenAG3 = 6'b100111, seenCT3 = 6'b101000,
seenCG3 = 6'b101001, seenTG3 = 6'b101010,
seenA3 = 6'b101011, seenC3 = 6'b101100,
29
30
31
32
                          seenT3 = 6'b101101, seenG3 = 6'b101110
33
                          check21 = 6'b111001, check31 = 6'b111010,
34
                          loadTmp2 = 6'b111011, loadTmp3 = 6'b111100}
35
                          state, nextState;
36
37
      // next state logic
      always_comb begin
38
39
        if (state != start && fsm_notif == 2)
40
          nextState = Error;
        else if (end_seq && fsm_notif != 7)
41
          nextState = endNoGood;
42
43
        unique case (state)
44
         start : nextState = (ready) ? readLetPat : start;
45
         readLetPat : nextState = checkPattern;
46
         checkPattern : begin
47
                            if (fsm_notif == 0)
48
                              nextState = incLetPat;
49
                            else if (fsm_notif == 1) // no matches
50
                              nextState = endNoGood;
51
                            else if (fsm_notif == 2)
52
                              nextState = Error;
53
                            else if (fsm_notif == 3)
54
                              nextState = incPat21;
55
                            else if (fsm_notif == 4)
                              nextState = incPat31;
56
57
                            else if (fsm_notif == 5)
58
                              nextState = incPatAll;
59
                            else if (fsm_notif == 6)
                              nextState = incPatUpTo;
60
                            else if (fsm_notif == 7)
61
                              nextState = good;
62
63
                          end
       compTwoFirst : begin
64
                          if (fsm_notif == 7)
65
                            nextState = Error;
66
67
                          else if (fsm_notif == 0)
68
                            nextState = doneOneLeft;
                          else
69
70
                            nextState = incPat22; //bad
```

```
71
                         end
 72
 73
         compTwoSec : begin
 74
                             (fsm_notif == 7)
 75
                            nextState = Error;
 76
                          else if (fsm_notif == 0)
 77
                            nextState = incLetPat;
 78
                          else
 79
                            nextState = endNoGood; //bad
 80
                        end
 81
 82
          compThreeFirst : begin
 83
                               if (fsm_notif == 7)
 84
                                 nextState = Error;
                               else if (fsm_notif == 0)
 85
 86
                                 nextState = doneTwoLeft;
 87
                               else
 88
                                 nextState = incPat32; //bad
 89
                             end
 90
 91
          compThreeSec : begin
 92
                               if (fsm_notif == 7)
 93
                                 nextState = Error;
                               else if (fsm_notif == 0)
 94
 95
                                 nextState = doneOneLeft;
 96
                               else
 97
                                 nextState = incPat33; //bad
 98
                             end
 99
          compThreeThird : begin
100
                               if (fsm_notif == 7)
101
                                 nextState = Error
102
                               else if (fsm_notif == 0)
103
                                 nextState = incLetPat;
104
105
                               else
106
                                 nextState = endNoGood; //bad
107
                             end
108
109
          incPatAll : nextState = oneMatchAll;
          oneMatchAll: begin
110
                            if (fsm_notif == 0 && len_reached == 0)
111
                             nextState = incWordAll;
112
                           else if (len_reached == 1)
113
114
                             nextState = incPatFinish;
115
                           else if (fsm_notif == 1)
116
                              nextState = endNoGood; // bad
117
                         end
118
119
          incWordAll : nextState = oneMatchAll;
120
121
          incPatUpTo : nextState = zeroMatchUpTo;
122
          zeroMatchUpTo : nextState =
123
                          (fsm_notif == 0) ? oneMatchUpTo : endNoGood; // bad
124
          incWordZeroUp: nextState = oneMatchUpTo;
          oneMatchUpTo : begin
125
126
                             if (fsm_notif == 0 && len_reached == 0)
                               nextState = incWordOneUp;
127
128
                             else if (len_reached == 1)
129
                               nextState = incPatFinish;
130
                            else
                               nextState = incPatFinish;
131
132
                          end
133
          incWordOneUp : nextState = oneMatchUpTo;
134
135
          incPatFinish: nextState = readLetPat;
136
          doneOneLeft : nextState = incLetPat;
137
138
          doneTwoLeft : nextState = doneOneLeft;
139
          incLetPat : nextState = readLetPat;
140
```

```
Filename: fsm.sv
142
          incPat21 : nextState = loadTmp2;
143
          incPat22 : nextState = compTwoSec;
144
          incPat31 : nextState = loadTmp3;
          incPat32 : nextState = compThreeSec;
145
146
          incPat33 : nextState = compThreeThird;
147
148
          loadTmp2 : nextState = check21;
149
          loadTmp3 : nextState = check31;
150
          // A = 3'b000, C = 3'b001, T = 3'b010, G = 3'b011,
151
152
          // other = 3'b111
153
          check21 : begin
154
                       if (patternSignal == 0) // A
155
                         nextState = seenA2;
156
                       else if (patternSignal == 1) // C
157
                         nextState = seenC2;
158
                       else if (patternSignal == 2) // T
159
                         nextState = seenT2;
                       else if (patternSignal == 3) // G
160
161
                         nextState = seenG2;
162
163
                         nextState = Error;
164
                     end
165
          check31 : begin
166
167
                       if (patternSignal == 0) // A
168
                         nextState = seenA3;
                       else if (patternSignal == 1) // C
169
170
                         nextState = seenC3;
                       else if (patternSignal == 2) // T
171
172
                         nextState = seenT3;
173
                       else if (patternSignal == 3) // G
174
                         nextState = seenG3;
175
                       else
176
                         nextState = Error;
177
                     end
178
179
          seenA2 : begin
180
                       if (patternSignal == 0) // A
181
                         nextState = Error;
                       else if (patternSignal == 1) // C
182
                         nextState = compTwoFirst;
183
                       else if (patternSignal == 2) // T
184
                         nextState = compTwoFirst;
185
186
                       else if (patternSignal == 3) // G
187
                         nextState = compTwoFirst;
188
                       else
189
                         nextState = Error;
190
                     end
191
          seenC2 : begin
192
                       if (patternSignal == 0) // A
193
194
                         nextState = compTwoFirst;
195
                       else if (patternSignal == 1) // C
196
                         nextState = Error;
197
                       else if (patternSignal == 2) // T
198
                         nextState = compTwoFirst;
199
                       else if (patternSignal == 3) // G
200
                         nextState = compTwoFirst;
201
                       else
202
                         nextState = Error;
203
                     end
204
205
          seenT2 : begin
206
                       if (patternSignal == 0) // A
207
                         nextState = compTwoFirst;
208
                       else if (patternSignal == 1) // C
209
                         nextState = compTwoFirst;
210
                       else if (patternSignal == 2) // T
211
                         nextState = Error;
212
                       else if (patternSignal == 3) // G
```

Page #: 3

```
213
                         nextState = compTwoFirst;
214
                       else
215
                         nextState = Error;
216
                     end
217
218
          seenG2 : begin
219
                          (patternSignal == 0) // A
220
                         nextState = compTwoFirst;
                       else if (patternSignal == 1) // C
221
                         nextState = compTwoFirst;
222
223
                       else if (patternSignal == 2) // T
224
                         nextState = compTwoFirst;
                       else if (patternSignal == 3) // G
225
                         nextState = Error;
226
227
                       else
228
                         nextState = Error;
229
                     end
230
231
232
          seenA3 : begin
233
                       if (patternSignal == 0) // A
234
                         nextState = Error;
                       else if (patternSignal == 1) // C
235
236
                         nextState = seenAC3;
237
                       else if (patternSignal == 2) // T
238
                         nextState = seenAT3;
239
                       else if (patternSignal == 3) // G
240
                         nextState = seenAG3;
241
                       else
242
                         nextState = Error;
243
                     end
244
245
          seenC3 : begin
246
                       if (patternSignal == 0) // A
247
                         nextState = seenAC3;
248
                       else if (patternSignal == 1) // C
249
                         nextState = Error;
250
                       else if (patternSignal == 2) // T
251
                         nextState = seenCT3;
252
                       else if (patternSignal == 3) // G
253
                         nextState = seenCG3;
254
                       else
255
                         nextState = Error;
256
257
          seenT3 : begin
258
259
                       if (patternSignal == 0) // A
                         nextState = seenAT3;
260
                       else if (patternSignal == 1) // C
261
262
                         nextState = seenCT3;
263
                       else if (patternSignal == 2) // T
264
                         nextState = Error;
265
                       else if (patternSignal == 3) // G
266
                         nextState = seenTG3;
267
                       else
268
                         nextState = Error;
269
                     end
270
271
          seenG3 : begin
272
                       if (patternSignal == 0) // A
                         nextState = seenAG3;
273
                       else if (patternSignal == 1) // C
274
275
                         nextState = seenCG3;
276
                       else if (patternSignal == 2) // T
277
                         nextState = seenTG3;
                       else if (patternSignal == 3) // G
278
279
                         nextState = Error;
280
                       else
281
                         nextState = Error;
282
                     end
283
```

```
seenAC3 : begin
284
285
                       if (patternSignal == 0) // A
286
                         nextState = Error;
                       else if (patternSignal == 1) // C
287
288
                         nextState = Error;
289
                       else if (patternSignal == 2) // T
                         nextState = compThreeFirst;
290
291
                       else if (patternSignal == 3) // G
292
                         nextState = compThreeFirst;
293
                       else
294
                         nextState = Error;
295
                     end
296
          seenAT3 : begin
297
298
                       if (patternSignal == 0) // A
299
                         nextState = Error;
300
                       else if (patternSignal == 1) // C
                         nextState = compThreeFirst;
301
                       else if (patternSignal == 2) // T
302
303
                         nextState = Error;
                       else if (patternSignal == 3) // G
304
305
                         nextState = compThreeFirst;
306
                       else
307
                         nextState = Error;
308
309
          seenAG3 : begin
310
311
                       if (patternSignal == 0) // A
312
                         nextState = Error;
313
                       else if (patternSignal == 1) // C
314
                         nextState = compThreeFirst;
315
                       else if (patternSignal == 2) //
                         nextState = compThreeFirst;
316
                       else if (patternSignal == 3) // G
317
318
                         nextState = Error;
319
                       else
320
                         nextState = Error;
321
                     end
322
323
          seenCT3 : begin
324
                       if (patternSignal == 0) // A
325
                         nextState = compThreeFirst;
326
                       else if (patternSignal == 1) // C
327
                         nextState = Error;
328
                       else if (patternSignal == 2) // T
329
                         nextState = Error;
330
                       else if (patternSignal == 3) // G
331
                         nextState = compThreeFirst;
332
333
                         nextState = Error;
334
                     end
335
336
          seenCG3 : begin
337
                       if (patternSignal == 0) // A
                         nextState = compThreeFirst;
338
339
                       else if (patternSignal == 1) // C
340
                         nextState = Error;
341
                       else if (patternSignal == 2) // T
                         nextState = compThreeFirst;
342
343
                       else if (patternSignal == 3) // G
344
                         nextState = Error;
345
                       else
346
                         nextState = Error;
347
                     end
348
          seenTG3 : begin
349
350
                       if (patternSignal == 0) // A
351
                         nextState = compThreeFirst;
                       else if (patternSignal == 1) // C
352
353
                         nextState = compThreeFirst;
354
                       else if (patternSignal == 2) // T
```

```
355
                            nextState = Error;
356
                          else if (patternSignal == 3) // G
357
                            nextState = Error;
358
                          else
359
                            nextState = Error;
360
361
           endNoGood : nextState = (ready) ? readLetPat : endNoGood;
362
           Error : nextState = (ready) ? readLetPat : Error;
good : nextState = (ready) ? readLetPat : good;
363
364
365
           default : nextState = start;
366
         endcase
367
        end
368
        always_ff @(posedge clock)
369
370
         if (~reset_N)
371
           state <= start;</pre>
         else
372
373
           state <= nextState;</pre>
374
         // en_pc, cl_pc, re_p, re_s, // en_wc, cl_wc, cl_lc, en_cl;
375
376
377
        always_comb begin
         done = 0;
378
         found_it = 0;
379
380
         error = 0;
381
         en_wc = 0;
382
         cl_wc = 0;
383
         en_pc = 0;
         cl_pc = 0;
en_lc = 0;
cl_lc = 0;
384
385
386
         en_{tmp} = 0;
387
388
         ld_{tmp} = 0;
389
         cl_tmp = 0;
390
         sel_tmp = 0;
391
         //en_fc = 0;
392
393
         if (state == start)
394
           begin
395
              en_wc = 1;
              en_pc = 1;
396
397
              cl_wc = 1;
398
              cl_pc = 1;
399
              en_lc = 1;
400
              cl_lc = 1;
401
              re_p = 0;
402
              re_s = 0;
403
           end
404
405
         else if (state == readLetPat)
406
           begin
              re_s = 1;
407
              re_p = 1;
408
              en_wc = 0;
409
410
              en_pc = 0;
              cl_wc = 0;
411
              cl_pc = 0;
412
              en_lc = 0;
cl_lc = 0;
413
414
415
          end
416
417
         else if (state == checkPattern
                    state == compTwoFirst |
418
419
                    state == compTwoSec ||
                    state == compThreeFirst ||
420
421
                    state == compThreeSec |
422
                    state == compThreeThird)
423
           begin
              en_wc = 0;
424
              cl_wc = 0;
425
```

```
Filename: fsm.sv
426
             en_pc = 0;
427
             cl_pc = 0;
             en_lc = 0;
cl_lc = 0;
428
429
430
             re_p = 1;
431
             re_s = 1;
432
           end
433
434
         else if (state == doneOneLeft || state == doneTwoLeft)
435
           begin // skip one pattern
             en_wc = 0;
436
437
             cl_wc = 0;
             en_pc = 1;
438
439
             cl_pc = 0;
             en_lc = 0;
440
441
             cl_lc = 0;
442
             re_p = 0;
             re_s = 0;
443
444
           end
445
446
         else if (state == incLetPat)
447
           begin
448
             en_wc = 1;
             cl_wc = 0;
449
450
             en_pc = 1;
451
             cl_pc = 0;
452
             en_lc = 0;
453
             cl_lc = 0;
454
             re_p = 1;
             re_s = 1;
455
456
           end
457
458
         else if (state == endNoGood)
459
           begin
460
             en_wc = 1;
461
             cl_wc = 1;
462
             en_pc = 1;
463
             cl_pc = 1;
             en_lc = 1;
cl_lc = 1;
464
465
466
             re_p = 0;
             re_s = 0;
467
             done = 1;
468
469
             found_it = 0;
470
             error = 0;
471
           end
472
473
         else if (state == Error)
474
           begin
475
             en_wc = 1;
             cl_wc = 1;
476
477
             en_pc = 1;
478
             cl_pc = 1;
479
             en_lc = 1;
             cl_lc = 1;
480
481
             re_p = 0;
482
             re_s = 0;
             done = 1;
483
             found_it = 0;
484
485
             error = 1;
486
           end
487
488
         else if (state == incPat21 ||
489
                  state == incPat31)
490
           begin
491
             en_wc = 0;
             cl_wc = 0;
492
493
             en_pc = 1;
             cl_pc = 0;
en_lc = 0;
494
```

495

496

 $cl_lc = 0;$ 

Page #: 7

```
497
             re_p = 1;
             re_s = 1;
ld_tmp = 1;
498
499
500
             en_{tmp} = 1;
             sel_tmp = 1;
501
502
           end
503
504
         else if (state == incPat22
505
                   state == incPat32
506
                   state == incPat32
507
                   state == incPat33
508
                   state == incPatFinish)
509
           begin
510
             en_wc = 0;
             cl_wc = 0;
511
512
             en_pc = 1;
513
             cl_pc = 0;
             en_lc = 0;
cl_lc = 0;
514
515
516
             re_p = 1;
517
             re_s = 1;
518
           end
519
520
         else if (state == incPatUpTo ||
521
                   state == incPatAll)
522
           begin
523
             en_wc = 0;
             cl_wc = 0;
524
525
             en_pc = 1;
             cl_pc = 0;
en_lc = 1;
cl_lc = 1;
526
527
528
             re_p = 1;
529
530
             re_s = 1;
531
532
         else if (state == oneMatchAll ||
533
                   state == zeroMatchUpTo ||
534
535
                   state == oneMatchUpTo)
536
           begin
537
             en_wc = 0;
538
             cl_wc = 0;
539
             en_pc = 0;
540
             cl_pc = 0;
541
             en_lc = 0;
542
             cl_lc = 0;
             re_p = 1;
543
544
             re_s = 1;
545
           end
546
547
         else if (state == incWordOneUp |
                   state == incWordZeroUp'||
548
549
                   state == incWordAll)
550
           begin
551
             en_wc = 1;
552
             cl_wc = 0;
             en_pc = 0;
553
554
             cl_pc = 0;
             en_lc = 1;
cl_lc = 0;
555
556
             re_p = 1;
557
558
             re_s = 1;
559
           end
560
561
         else if (state == good)
562
           begin
             en_wc = 1;
563
564
             cl_wc = 1;
565
             en_pc = 1;
             cl_pc = 1;
566
567
             en_lc = 1;
```

```
cl_lc = 1;
568
569
             re_p = 0;
570
             re_s = 0;
571
             done = 1;
             found_it = 1;
572
             error = 0;
573
574
           end
575
576
         else if (state == check21 ||
577
                   state == check31)
578
           begin
579
             en_wc = 0;
             cl_wc = 0;
580
581
             en_pc = 0;
             cl_pc = 0;
582
583
             en_lc = 0;
584
             cl_lc = 0;
585
             re_p = 1;
             re_s = 0;
586
             en_tmp = 1;
ld_tmp = 0;
587
588
589
             sel_tmp = 1;
590
           end
591
592
         else if (state == seenA2
593
                   state == seenA3
594
                   state == seenC2
595
                   state == seenC3
596
                   state == seenT2
597
                  state == seenT3
598
                  state == seenG2
                  state == seenG2
599
                  state == seenAC3
600
601
                  state == seenAG3
602
                  state == seenAT3
603
                  state == seenTG3
604
                   state == seenCG3
605
                   state == seenCT3)
606
            begin
607
             en_wc = 0;
608
             cl_wc = 0;
             en_pc = 0;
609
             cl_pc = 0;
610
611
             en_lc = 0;
612
             cl_lc = 0;
             re_p = 1;
613
614
             re_s = 0;
             en_tmp = 1;
ld_tmp = 0;
615
616
617
             sel_tmp = 1;
618
           end
619
         else if (state == loadTmp2 ||
620
621
                   state == loadTmp3)
622
           begin
623
             en_wc = 0;
624
             cl_wc = 0;
625
             en_pc = 0;
             cl_pc = 0;
en_lc = 0;
cl_lc = 0;
626
627
628
             re_p = 1;
629
             re_s = 0;
630
631
             en_{tmp} = 1;
632
             ld_{tmp} = 1;
             sel_{tmp} = 1;
633
634
           end
635
636
         end
637
638 endmodule: fsm
```

```
Lab Code [10 points]
Filename: fsm2.sv
  1 `default_nettype none
  3
    module fsm2
       (input logic [2:0] fsm_notif, patternSignal,
       input logic end_seq, len_reached,
       input logic ready,
  6
  7
       input logic clock, reset_N,
  8
       output logic en_pc, cl_pc, re_p, re_s, en_wc, cl_wc,
  9
                       cl_lc, en_lc, done, found_it, error,
 10
                       cl_tmp, en_tmp, ld_tmp, sel_tmp, ld_wc,
 11
 12
       enum logic [5:0] {start = 6'b0000000, readLetPat = 6'b0000001,
 13
                            checkPattern = 6'b000010, compTwoFirst = 6'b000011,
 14
 15
                            compTwoSec = 6'b000100, compThreeFirst = 6'b000101,
 16
                            compThreeSec = 6'b000110, compThreeThird = 6'b000111,
                            oneMatchUpTo = 6'b001001, incPatFinish = 6'b010111,
doneOneLeft = 6'b001010, doneTwoLeft = 6'b001011,
 17
 18
 19
                            zeroMatchUpTo = 6'b011100, oneMatchAll = 6'b011101,
                            incLetPat = 6'b001100, endNoGood = 6'b001101,
Error = 6'b001111, incPat21 = 6'b010000,
 20
 21
 22
                            incPat22 = 6'b010001, incPat31 = 6'b010010,
                            incPat32 = 6'b010011, incPat33 = 6'b010100
 23
 24
                            incPatUpTo = 6'b010101, incPatAll = 6'b010110,
 25
                            good = 6'b011110, incWordAll = 6'b011111,
                            incWordZeroUp = 6'b001000, incWordOneUp = 6'b001110, seenA2 = 6'b100001, seenC2 = 6'b100010,
 26
 27
                            seenT2 = 6'b100011, seenG2 = 6'b100100,
 28
                            seenAC3 = 6'b100101, seenAT3 = 6'b100110,
seenAG3 = 6'b100111, seenCT3 = 6'b101000,
seenCG3 = 6'b101001, seenTG3 = 6'b101010,
 29
 30
 31
                            seenA3 = 6'b101011, seenC3 = 6'b101100,
 32
 33
                            seenT3 = 6'b101101, seenG3 = 6'b101110,
 34
                            check21 = 6'b111001, check31 = 6'b111010
                            loadTmp2 = 6'b111011, loadTmp3 = 6'b111100}
 35
 36
                            state, nextState;
 37
 38
 39
        // next state logic
       always_comb begin
 40
          if (state != start && fsm_notif == 2)
 41
            nextState = Error;
 42
 43
          else if (end_seq && fsm_notif != 7)
 44
            nextState = endNoGood;
 45
          unique case (state)
 46
           start : nextState = (ready) ? readLetPat : start;
 47
           readLetPat : nextState = checkPattern;
           checkPattern : begin
 48
 49
                               if (fsm_notif == 0)
                                 nextState = incLetPat;
 50
                               else if (fsm_notif == 1) // no matches
 51
 52
                                 nextState = endNoGood;
 53
                               else if (fsm_notif == 2)
 54
                                 nextState = Error;
 55
                               else if (fsm_notif == 3)
 56
                                 nextState = incPat21;
 57
                               else if (fsm_notif == 4)
 58
                                 nextState = incPat31;
 59
                               else if (fsm_notif == 5)
                                 nextState = incPatAll;
 60
                               else if (fsm_notif == 6)
 61
                                 nextState = incPatUpTo;
 62
                               else if (fsm_notif == 7)
 63
 64
                                 nextState = good;
 65
                            end
         compTwoFirst : begin
 66
```

if (fsm\_notif == 7)
 nextState = Error

else if (fsm\_notif == 0)

nextState = doneOneLeft;

67

68

```
else
 72
                            nextState = incPat22; //bad
 73
 74
 75
         compTwoSec : begin
 76
                             (fsm notif == 7)
 77
                            nextState = Error;
 78
                          else if (fsm_notif == 0)
 79
                            nextState = incLetPat;
 80
                          else
 81
                            nextState = endNoGood; //bad
 82
                        end
 83
          compThreeFirst : begin
 84
 85
                               if (fsm_notif == 7)
 86
                                 nextState = Error;
 87
                               else if (fsm_notif == 0)
 88
                                 nextState = doneTwoLeft;
 89
                               else
                                 nextState = incPat32; //bad
 90
 91
                            end
 92
 93
          compThreeSec : begin
 94
                               if (fsm_notif == 7)
 95
                                 nextState = Error;
 96
                               else if (fsm_notif == 0)
 97
                                 nextState = doneOneLeft;
 98
                               else
 99
                                 nextState = incPat33; //bad
100
                            end
101
102
          compThreeThird : begin
                               if (fsm_notif == 7)
103
                                 nextState = Error;
104
105
                               else if (fsm_notif == 0)
106
                                 nextState = incLetPat;
107
                               else
108
                                 nextState = endNoGood; //bad
109
                            end
110
          incPatAll : nextState = oneMatchAll;
111
          oneMatchAll : begin
112
                            if (fsm_notif == 0 && len_reached == 0)
113
114
                              nextState = incWordAll;
115
                           else if (len_reached == 1)
                              nextState = incPatFinish;
116
117
                           else if (fsm_notif == 1)
118
                              nextState = endNoGood; // bad
119
                         end
120
121
          incWordAll : nextState = oneMatchAll;
122
123
          incPatUpTo : nextState = zeroMatchUpTo;
124
          zeroMatchUpTo : nextState =
                         (fsm_notif == 0) ? oneMatchUpTo : endNoGood; // bad
125
126
          incWordZeroUp: nextState = oneMatchUpTo;
          oneMatchUpTo: begin
127
128
                               (fsm_notif == 0 && len_reached == 0)
129
                               nextState = incWordOneUp;
130
                            else
131
                              nextState = incPatFinish;
132
                          end
133
          incWordOneUp : nextState = oneMatchUpTo;
134
135
          incPatFinish: nextState = readLetPat;
136
          doneOneLeft : nextState = incLetPat;
137
138
          doneTwoLeft : nextState = doneOneLeft;
139
          incLetPat : nextState = readLetPat;
140
141
```

```
Filename: fsm2.sv
142
          incPat21 : nextState = loadTmp2;
143
          incPat22 : nextState = compTwoSec;
144
          incPat31 : nextState = loadTmp3;
          incPat32 : nextState = compThreeSec;
145
146
          incPat33 : nextState = compThreeThird;
147
148
          loadTmp2 : nextState = check21;
149
          loadTmp3 : nextState = check31;
150
          // A = 3'b000, C = 3'b001, T = 3'b010, G = 3'b011,
151
152
          // other = 3'b111
153
          check21 : begin
154
                       if (patternSignal == 0) // A
155
                         nextState = seenA2;
156
                       else if (patternSignal == 1) // C
157
                         nextState = seenC2;
158
                       else if (patternSignal == 2) // T
159
                         nextState = seenT2;
                       else if (patternSignal == 3) // G
160
161
                         nextState = seenG2;
162
163
                         nextState = Error;
164
                     end
165
          check31 : begin
166
167
                       if (patternSignal == 0) // A
168
                         nextState = seenA3;
                       else if (patternSignal == 1) // C
169
170
                         nextState = seenC3;
                       else if (patternSignal == 2) // T
171
172
                         nextState = seenT3;
173
                       else if (patternSignal == 3) // G
174
                         nextState = seenG3;
175
                       else
176
                         nextState = Error;
177
                     end
178
179
          seenA2 : begin
180
                       if (patternSignal == 0) // A
181
                         nextState = Error;
                       else if (patternSignal == 1) // C
182
                         nextState = compTwoFirst;
183
                       else if (patternSignal == 2) // T
184
                         nextState = compTwoFirst;
185
186
                       else if (patternSignal == 3) // G
187
                         nextState = compTwoFirst;
188
                       else
189
                         nextState = Error;
190
                     end
191
          seenC2 : begin
192
                       if (patternSignal == 0) // A
193
194
                         nextState = compTwoFirst;
195
                       else if (patternSignal == 1) // C
196
                         nextState = Error;
197
                       else if (patternSignal == 2) // T
198
                         nextState = compTwoFirst;
199
                       else if (patternSignal == 3) // G
200
                         nextState = compTwoFirst;
201
                       else
202
                         nextState = Error;
203
                     end
204
205
          seenT2 : begin
206
                       if (patternSignal == 0) // A
207
                         nextState = compTwoFirst;
208
                       else if (patternSignal == 1) // C
209
                         nextState = compTwoFirst;
210
                       else if (patternSignal == 2) // T
211
                         nextState = Error;
212
                       else if (patternSignal == 3) // G
```

Page #: 3

```
213
                         nextState = compTwoFirst;
214
                       else
215
                         nextState = Error;
216
                     end
217
218
          seenG2 : begin
219
                          (patternSignal == 0) // A
220
                         nextState = compTwoFirst;
                       else if (patternSignal == 1) // C
221
                         nextState = compTwoFirst;
222
223
                       else if (patternSignal == 2) // T
224
                         nextState = compTwoFirst;
                       else if (patternSignal == 3) // G
225
                         nextState = Error;
226
227
                       else
228
                         nextState = Error;
229
                     end
230
231
232
          seenA3 : begin
233
                       if (patternSignal == 0) // A
234
                         nextState = Error;
                       else if (patternSignal == 1) // C
235
236
                         nextState = seenAC3;
237
                       else if (patternSignal == 2) // T
238
                         nextState = seenAT3;
239
                       else if (patternSignal == 3) // G
240
                         nextState = seenAG3;
241
                       else
242
                         nextState = Error;
243
                     end
244
245
          seenC3 : begin
246
                       if (patternSignal == 0) // A
247
                         nextState = seenAC3;
248
                       else if (patternSignal == 1) // C
249
                         nextState = Error;
250
                       else if (patternSignal == 2) // T
251
                         nextState = seenCT3;
252
                       else if (patternSignal == 3) // G
253
                         nextState = seenCG3;
254
                       else
255
                         nextState = Error;
256
257
          seenT3 : begin
258
259
                       if (patternSignal == 0) // A
                         nextState = seenAT3;
260
                       else if (patternSignal == 1) // C
261
262
                         nextState = seenCT3;
263
                       else if (patternSignal == 2) // T
264
                         nextState = Error;
265
                       else if (patternSignal == 3) // G
266
                         nextState = seenTG3;
267
                       else
268
                         nextState = Error;
269
                     end
270
271
          seenG3 : begin
272
                       if (patternSignal == 0) // A
                         nextState = seenAG3;
273
                       else if (patternSignal == 1) // C
274
275
                         nextState = seenCG3;
276
                       else if (patternSignal == 2) // T
277
                         nextState = seenTG3;
                       else if (patternSignal == 3) // G
278
                         nextState = Error;
279
280
                       else
281
                         nextState = Error;
282
                     end
283
```

```
seenAC3 : begin
284
285
                       if (patternSignal == 0) // A
286
                         nextState = Error;
                       else if (patternSignal == 1) // C
287
288
                         nextState = Error;
289
                       else if (patternSignal == 2) // T
                         nextState = compThreeFirst;
290
291
                       else if (patternSignal == 3) // G
292
                         nextState = compThreeFirst;
293
                       else
294
                         nextState = Error;
295
                     end
296
          seenAT3 : begin
297
298
                       if (patternSignal == 0) // A
299
                         nextState = Error;
300
                       else if (patternSignal == 1) // C
                         nextState = compThreeFirst;
301
                       else if (patternSignal == 2) // T
302
303
                         nextState = Error;
                       else if (patternSignal == 3) // G
304
305
                         nextState = compThreeFirst;
306
                       else
307
                         nextState = Error;
308
309
          seenAG3 : begin
310
                       if (patternSignal == 0) // A
311
312
                         nextState = Error;
313
                       else if (patternSignal == 1) // C
314
                         nextState = compThreeFirst;
315
                       else if (patternSignal == 2) //
                         nextState = compThreeFirst;
316
                       else if (patternSignal == 3) // G
317
318
                         nextState = Error;
319
                       else
320
                         nextState = Error;
321
                     end
322
323
          seenCT3 : begin
324
                       if (patternSignal == 0) // A
325
                         nextState = compThreeFirst;
326
                       else if (patternSignal == 1) // C
327
                         nextState = Error;
328
                       else if (patternSignal == 2) // T
329
                         nextState = Error;
330
                       else if (patternSignal == 3) // G
331
                         nextState = compThreeFirst;
332
333
                         nextState = Error;
334
                     end
335
336
          seenCG3 : begin
337
                       if (patternSignal == 0) // A
                         nextState = compThreeFirst;
338
339
                       else if (patternSignal == 1) // C
340
                         nextState = Error;
341
                       else if (patternSignal == 2) // T
                         nextState = compThreeFirst;
342
                       else if (patternSignal == 3) // G
343
344
                         nextState = Error;
345
                       else
346
                         nextState = Error;
347
                     end
348
          seenTG3 : begin
349
350
                       if (patternSignal == 0) // A
351
                         nextState = compThreeFirst;
                       else if (patternSignal == 1) // C
352
353
                         nextState = compThreeFirst;
354
                       else if (patternSignal == 2) // T
```

```
355
                            nextState = Error;
356
                         else if (patternSignal == 3) // G
357
                            nextState = Error;
358
                         else
359
                            nextState = Error;
360
361
           endNoGood : nextState = (ready) ? readLetPat : endNoGood;
362
           Error : nextState = (ready) ? readLetPat : Error;
good : nextState = (ready) ? readLetPat : good;
363
364
365
           default : nextState = start;
366
         endcase
367
        end
368
369
370
        always_ff @(posedge clock)
371
         if (~reset_N)
372
           state <= start;</pre>
373
         else
374
           state <= nextState;</pre>
375
         // en_pc, cl_pc, re_p, re_s,
// en_wc, cl_wc, cl_lc, en_cl;
376
377
378
        always_comb begin
         done = 0;
379
380
         found_it = 0;
381
         error = 0;
382
         en_wc = 0;
383
         cl_wc = 0;
         en_pc = 0;
384
         cl_pc = 0;
en_lc = 0;
385
386
         cl_lc = 0;
387
388
         ld_wc = 0;
389
         ld_pc = 0;
390
         en_tmp = 0;
391
         ld_{tmp} = 0;
         cl_tmp = 0;
392
393
         sel_tmp = 0;
394
395
         if (state == start)
396
           begin
397
             en_wc = 1;
398
              en_pc = 1;
399
              cl_wc = 0;
400
              cl_pc = 0;
             en_lc = 1;
401
402
              cl_lc = 1;
             ld_wc = 1;
ld_pc = 1;
403
404
              re_p = 0;
405
             re_s = 0;
406
407
           end
408
         else if (state == readLetPat)
409
410
           begin
411
              re_s = 1;
              re_p = 1;
412
413
              en_wc = 0;
              en_pc = 0;
414
415
              cl_wc = 0;
416
              cl_pc = 0;
              en_lc = 0;
417
              cl_lc = 0;
418
419
          end
420
421
         else if (state == checkPattern
422
                   state == compTwoFirst
423
                   state == compTwoSec ||
424
                   state == compThreeFirst ||
                   state == compThreeSec ||
425
```

```
426
                   start == compThreeThird)
427
           begin
428
             en_wc = 0;
429
             cl_wc = 0;
430
             en_pc = 0;
             cl_pc = 0;
431
432
             en_lc = 0;
433
             cl_lc = 0;
434
             re_p = 1;
435
             re_s = 1;
436
           end
437
         else if (state == doneOneLeft || state == doneTwoLeft)
438
439
           begin // skip one pattern
440
             en_wc = 0;
441
             cl_wc = 0;
442
             en_pc = 1;
443
             cl_pc = 0;
             en_lc = 0;
cl_lc = 0;
444
445
             re_p = 0;
446
             re_s = 0;
447
448
           end
449
450
         else if (state == incLetPat)
451
           begin
452
             en_wc = 1;
             cl_wc = 0;
453
454
             en_pc = 1;
             cl_pc = 0;
en_lc = 0;
cl_lc = 0;
455
456
457
             re_p = 1;
458
459
             re_s = 1;
460
           end
461
462
         else if (state == endNoGood)
463
           begin
464
             en_wc = 1;
465
             cl_wc = 0;
466
             en_pc = 1;
467
             cl_pc = 0;
             en_lc = 1;
468
469
             cl_lc = 1;
470
             ld_wc = 1;
             ld_pc = 1;
471
472
             re_p = 0;
             re_s = 0;
473
             done = 1;
474
475
             found_it = 0;
476
             error = 0;
477
           end
478
479
         else if (state == Error)
480
           begin
481
             en_wc = 1;
482
             cl_wc = 0;
483
             en_pc = 1;
             cl_pc = 0;
en_lc = 1;
cl_lc = 1;
484
485
486
487
             ld_wc = 1;
488
             ld_pc = 1;
             re_p = 0;
489
490
             re_s = 0;
             done = 1;
491
492
             found_it = 0;
493
             error = 1;
494
           end
495
       else if (state == check21 ||
496
```

```
497
                 state == check31)
498
           begin
499
             en_wc = 0;
500
             cl_wc = 0;
             en_pc = 0;
501
502
             cl_pc = 0;
503
             en_lc = 0;
504
             cl_lc = 0;
505
             re_p = 1;
             re_s = 0;
ld_tmp = 0;
506
507
             en_tmp = 1;
sel_tmp = 1;
508
509
510
           end
511
512
513
        else if (state == incPat21 ||
514
                   state == incPat31)
515
           begin
516
             en_wc = 0;
517
             cl_wc = 0;
             en_pc = 1;
518
             cl_pc = 0;
519
             en_lc = 0;
520
521
             cl_lc = 0;
522
             re_p = 1;
             re_s = 1;
523
524
             ld_{tmp} = 1;
525
             en_{tmp} = 1;
526
             sel_tmp = 1;
527
           end
528
529
        else if (state == incPat22
530
                  state == incPat32
531
                  state == incPat32
532
                   state == incPat33
                   state == incPatFinish)
533
534
           begin
             en_wc = 0;
535
536
             cl_wc = 0;
537
             en_pc = 1;
538
             cl_pc = 0;
539
             en_lc = 0;
540
             cl_lc = 0;
541
             re_p = 1;
542
             re_s = 1;
543
           end
544
545
        else if (state == incPatUpTo ||
546
                   state == incPatAll)
547
           begin
             en_wc = 0;
548
549
             cl_wc = 0;
550
             en_pc = 1;
             cl_pc = 0;
551
552
             en_lc = 1;
             cl_lc = 1;
553
             re_p = 1;
554
555
             re_s = 1;
556
           end
557
        else if (state == oneMatchAll ||
558
559
                  state == zeroMatchUpTo ||
560
                   state == oneMatchUpTo)
561
           begin
562
             en_wc = 0;
             cl_wc = 0;
563
564
             en_pc = 0;
             cl_pc = 0;
en_lc = 0;
565
566
             cl_lc = 0;
567
```

```
re_p = 1;
568
569
             re_s = 1;
570
           end
571
572
         else if (state == incWordOneUp |
573
                  state == incWordZeroUp ||
574
                  state == incWordAll)
575
           begin
576
             en_wc = 1;
             cl_wc = 0;
577
578
             en_pc = 0;
             cl_pc = 0;
en_lc = 1;
cl_lc = 0;
579
580
581
             re_p = 1;
582
583
             re_s = 1;
584
           end
585
         else if (state == good)
586
587
           begin
588
             en_wc = 1;
             cl_wc = 0;
589
             en_pc = 1;
590
591
             cl_pc = 0;
             en_lc = 1;
592
593
             cl_lc = 1;
594
             ld_pc = 1;
595
             ld_wc = 1;
596
             re_p = 0;
             re_s = 0;
597
             done = 1;
598
             found_it = 1;
599
             error = 0;
600
601
           end
602
603
604
          else if (state == seenA2
605
                  state == seenA3
606
                  state == seenC2
                  state == seenC3
607
608
                  state == seenT2
                  state == seenT3
609
610
                  state == seenG2
611
                  state == seenG2
612
                  state == seenAC3
                  state == seenAG3
613
614
                  state == seenAT3
615
                  state == seenTG3
616
                  state == seenCG3
617
                  state == seenCT3)
            begin
618
619
            en_wc = 0;
620
             cl_wc = 0;
621
             en_pc = 0;
             cl_pc = 0;
622
             en_lc = 0;
cl_lc = 0;
623
624
             re_p = 1;
625
626
             re_s = 0;
             en_tmp = 1;
627
             ld\_tmp = 0;
628
629
             sel_tmp = 1;
630
           end
631
         else if (state == loadTmp2 ||
632
633
                  state == loadTmp3)
634
           begin
635
             en_wc = 0;
             cl_wc = 0;
636
             en_pc = 0;
637
             cl_pc = 0;
638
```

Filename: fsm2.sv en\_lc = 0;
cl\_lc = 0;
re\_p = 1;
re\_s = 0;
en\_tmp = 1;
ld\_tmp = 1;
sel\_tmp = 1;
end 640 642 644 

Page #: 10

end 651 endmodule: fsm2

end

```
Lab Code [10 points]
Filename: fsm3.sv
  1 `default_nettype none
   module fsm3
       (input logic [2:0] fsm_notif, patternSignal,
        input logic end_seq, len_reached,
        input logic ready,
  6
  7
        input logic clock, reset_N,
  8
        output logic en_pc, cl_pc, re_p, re_s, en_wc, cl_wc,
  9
                       cl_lc, en_lc, done, found_it, error, ld_wc,
                       ld_pc, ld_fc, en_fc, start_sel, cl_tmp, en_tmp,
 10
 11
                       ld_tmp, sel_tmp);
 12
        enum logic [5:0] {start = 6'b0000000, readLetPat = 6'b0000001,
 13
                            checkPattern = 6'b000010, compTwoFirst = 6'b000011,
 14
 15
                            compTwoSec = 6'b000100, compThreeFirst = 6'b000101,
 16
                            compThreeSec = 6'b000110, compThreeThird = 6'b000111,
                            oneMatchUpTo = 6'b001001, incPatFinish = 6'b010111,
doneOneLeft = 6'b001010, doneTwoLeft = 6'b001011,
 17
 18
 19
                            zeroMatchUpTo = 6'b011100, oneMatchAll = 6'b011101,
                            incLetPat = 6'b001100, endNoGood = 6'b001101,
Error = 6'b001111, incPat21 = 6'b010000,
 20
 21
 22
                            incPat22 = 6'b010001, incPat31 = 6'b010010,
                             incPat32 = 6'b010011, incPat33 = 6'b010100
 23
 24
                            incPatUpTo = 6'b010101, incPatAll = 6'b010110,
 25
                            good = 6'b011110, incWordAll = 6'b011111,
                            incWordZeroUp = 6'b001000, incWordOneUp = 6'b001110, seenA2 = 6'b100001, seenC2 = 6'b100010,
 26
 27
                            seenT2 = 6'b100011, seenG2 = 6'b100100,
 28
                            seenAC3 = 6'b100101, seenAT3 = 6'b100110,
seenAG3 = 6'b100111, seenCT3 = 6'b101000,
seenCG3 = 6'b101001, seenTG3 = 6'b101010,
 29
 30
 31
                            seenA3 = 6'b101011, seenC3 = 6'b101100,
 32
 33
                            seenT3 = 6'b101101, seenG3 = 6'b101110,
 34
                            check21 = 6'b111001, check31 = 6'b111010
                            loadTmp2 = 6'b111011, loadTmp3 = 6'b111100,
 35
 36
                            incFound = 6'b111101}
 37
                            state, nextState;
 38
 39
        // next state logic
        always_comb begin
 40
          if (state != start && fsm_notif == 2)
 41
            nextState = Error;
 42
 43
          else if (end_seq && fsm_notif != 7)
 44
            nextState = Error;
 45
            unique case (state)
 46
             start : nextState = (ready) ? readLetPat : start;
 47
             readLetPat : nextState = checkPattern;
             checkPattern : begin
 48
 49
                                 if (fsm_notif == 0)
                                    nextState = incLetPat;
 50
                                 else if (fsm_notif == 1) // no matches
 51
 52
                                    nextState = endNoGood;
 53
                                 else if (fsm_notif == 2)
 54
                                    nextState = Error;
 55
                                 else if (fsm_notif == 3)
 56
                                   nextState = incPat21;
```

else if (fsm\_notif == 4)

else if (fsm\_notif == 5)
 nextState = incPatAll;

else if (fsm\_notif == 6)

else if (fsm\_notif == 7)

nextState = good;

else if (fsm\_notif == 0)

nextState = doneOneLeft;

if (fsm\_notif == 7)
 nextState = Error

end

compTwoFirst : begin

nextState = incPatUpTo;

nextState = incPat31;

57

58

59

60

61

62 63

64

65

66 67

68

```
else
 72
                               nextState = incPat22; //bad
 73
                           end
 74
 75
           compTwoSec : begin
 76
                               (fsm\ notif == 7)
 77
                               nextState = Error;
 78
                             else if (fsm_notif == 0)
 79
                               nextState = incLetPat;
 80
                             else
 81
                               nextState = endNoGood; //bad
 82
                          end
 83
            compThreeFirst : begin
 84
 85
                                 if (fsm_notif == 7)
 86
                                   nextState = Error;
 87
                                 else if (fsm_notif == 0)
 88
                                   nextState = doneTwoLeft;
 89
                                 else
 90
                                   nextState = incPat32; //bad
 91
 92
 93
            compThreeSec : begin
 94
                                 if (fsm_notif == 7)
 95
                                   nextState = Error;
 96
                                 else if (fsm_notif == 0)
 97
                                   nextState = doneOneLeft;
 98
                                 else
 99
                                   nextState = incPat33; //bad
100
                               end
101
102
            compThreeThird : begin
                                 if (fsm_notif == 7)
103
                                   nextState = Error;
104
105
                                 else if (fsm_notif == 0)
106
                                   nextState = incLetPat;
107
                                 else
                                   nextState = endNoGood; //bad
108
109
                               end
110
            incPatAll : nextState = oneMatchAll;
111
            oneMatchAll: begin
112
                              if (fsm_notif == 0 && len_reached == 0)
113
114
                                nextState = incWordAll;
115
                              else if (len_reached == 1)
                                nextState = incPatFinish;
116
117
                              else if (fsm_notif == 1)
118
                                nextState = endNoGood; // bad
119
                           end
120
121
            incWordAll : nextState = oneMatchAll;
122
123
            incPatUpTo : nextState = zeroMatchUpTo;
124
            zeroMatchUpTo : nextState =
                            (fsm_notif == 0) ? oneMatchUpTo : endNoGood; // bad
125
126
            incWordZeroUp: nextState = oneMatchUpTo;
127
            oneMatchUpTo : begin
128
                               if (fsm_notif == 0 && len_reached == 0)
129
                                 nextState = incWordOneUp;
130
                               else
131
                                 nextState = incPatFinish;
132
                            end
            incWordOneUp : nextState = oneMatchUpTo;
133
134
135
            incPatFinish: nextState = readLetPat;
136
            doneOneLeft : nextState = incLetPat;
137
138
            doneTwoLeft : nextState = doneOneLeft;
139
140
            incLetPat : nextState = (end_seq) ? Error : readLetPat;
141
```

```
142
            incPat21 : nextState = loadTmp2;
143
            incPat22
                     : nextState = compTwoSec;
144
            incPat31 : nextState = loadTmp3;
            incPat32 : nextState = compThreeSec;
145
146
            incPat33 : nextState = compThreeThird;
147
148
            incFound : nextState = readLetPat;
149
150
            loadTmp2 : nextState = check21;
151
            loadTmp3 : nextState = check31;
152
153
            // A = 3'b000, C = 3'b001, T = 3'b010, G = 3'b011,
             // other = 3'b111
154
155
            check21 : begin
156
                         if (patternSignal == 0) // A
157
                           nextState = seenA2;
158
                         else if (patternSignal == 1) // C
159
                           nextState = seenC2;
                         else if (patternSignal == 2) // T
160
161
                           nextState = seenT2;
162
                         else if (patternSignal == 3) // G
163
                           nextState = seenG2;
164
                         else
165
                           nextState = Error;
166
167
168
            check31 : begin
169
                         if (patternSignal == 0) // A
170
                           nextState = seenA3;
                         else if (patternSignal == 1) // C
171
172
                           nextState = seenC3;
173
                         else if (patternSignal == 2) // T
174
                           nextState = seenT3;
175
                         else if (patternSignal == 3) // G
176
                           nextState = seenG3;
177
                         else
178
                           nextState = Error;
179
                       end
180
181
            seenA2 : begin
                         if (patternSignal == 0) // A
182
                           nextState = Error;
183
                         else if (patternSignal == 1) // C
184
185
                           nextState = compTwoFirst;
186
                         else if (patternSignal == 2) // T
                           nextState = compTwoFirst;
187
188
                         else if (patternSignal == 3) // G
189
                           nextState = compTwoFirst;
190
                         else
191
                           nextState = Error;
192
                       end
193
194
            seenC2 : begin
195
                         if (patternSignal == 0) // A
196
                           nextState = compTwoFirst;
197
                         else if (patternSignal == 1) // C
                           nextState = Error;
198
                         else if (patternSignal == 2) // T
199
200
                           nextState = compTwoFirst;
201
                         else if (patternSignal == 3) // G
202
                           nextState = compTwoFirst;
203
                         else
                           nextState = Error;
204
205
                       end
206
207
            seenT2 : begin
208
                         if (patternSignal == 0) // A
209
                           nextState = compTwoFirst;
                         else if (patternSignal == 1) // C
210
211
                           nextState = compTwoFirst;
212
                         else if (patternSignal == 2) // T
```

```
213
                            nextState = Error;
214
                          else if (patternSignal == 3) // G
215
                            nextState = compTwoFirst;
216
                          else
217
                            nextState = Error;
218
219
             seenG2 : begin
220
                          if (patternSignal == 0) // A
221
222
                            nextState = compTwoFirst;
223
                          else if (patternSignal == 1) // C
                          nextState = compTwoFirst;
else if (patternSignal == 2) // T
224
225
226
                            nextState = compTwoFirst;
227
                          else if (patternSignal == 3) // G
228
                            nextState = Error;
229
                          else
230
                            nextState = Error;
231
                       end
232
233
             seenA3 : begin
234
235
                          if (patternSignal == 0) // A
236
                            nextState = Error;
237
                          else if (patternSignal == 1) // C
238
                            nextState = seenAC3;
239
                          else if (patternSignal == 2) // T
                            nextState = seenAT3;
240
241
                          else if (patternSignal == 3) // G
242
                            nextState = seenAG3;
243
                          else
244
                            nextState = Error;
245
                       end
246
247
             seenC3 : begin
248
                          if (patternSignal == 0) // A
249
                            nextState = seenAC3;
250
                          else if (patternSignal == 1) // C
                            nextState = Error;
251
252
                          else if (patternSignal == 2) // T
253
                            nextState = seenCT3;
254
                          else if (patternSignal == 3) // G
255
                            nextState = seenCG3;
256
                          else
257
                            nextState = Error;
258
                       end
259
             seenT3 : begin
260
261
                          if (patternSignal == 0) // A
262
                            nextState = seenAT3;
                          else if (patternSignal == 1) // C
263
264
                            nextState = seenCT3;
265
                          else if (patternSignal == 2) // T
266
                            nextState = Error;
                          else if (patternSignal == 3) // G
267
268
                            nextState = seenTG3;
269
                          else
270
                            nextState = Error;
271
                        end
272
             seenG3 : begin
273
274
                          if (patternSignal == 0) // A
275
                            nextState = seenAG3;
276
                          else if (patternSignal == 1) // C
277
                            nextState = seenCG3;
278
                          else if (patternSignal == 2) // T
279
                            nextState = seenTG3;
280
                          else if (patternSignal == 3) // G
281
                            nextState = Error;
                          else
282
283
                            nextState = Error;
```

```
284
                       end
285
286
             seenAC3 : begin
287
                             (patternSignal == 0) // A
288
                            nextState = Error;
                          else if (patternSignal == 1) // C
289
290
                            nextState = Error;
291
                          else if (patternSignal == 2) // T
292
                            nextState = compThreeFirst;
293
                         else if (patternSignal == 3) // G
294
                            nextState = compThreeFirst;
295
296
                            nextState = Error;
297
                       end
298
             seenAT3 : begin
299
300
                          if (patternSignal == 0) // A
301
                            nextState = Error;
302
                         else if (patternSignal == 1) // C
303
                            nextState = compThreeFirst;
304
                         else if (patternSignal == 2) // T
305
                            nextState = Error;
306
                          else if (patternSignal == 3) // G
                            nextState = compThreeFirst;
307
308
309
                            nextState = Error;
310
                       end
311
312
            seenAG3 : begin
                          if (patternSignal == 0) // A
  nextState = Error;
313
314
315
                          else if (patternSignal == 1) // C
                            nextState = compThreeFirst;
316
                          else if (patternSignal == 2) // T
317
318
                            nextState = compThreeFirst;
319
                          else if (patternSignal == 3) // G
320
                            nextState = Error;
321
                         else
322
                            nextState = Error;
323
                       end
324
325
             seenCT3 : begin
326
                          if (patternSignal == 0) // A
327
                            nextState = compThreeFirst;
328
                          else if (patternSignal == 1) // C
329
                            nextState = Error;
330
                         else if (patternSignal == 2) // T
                            nextState = Error;
331
332
                          else if (patternSignal == 3) // G
333
                            nextState = compThreeFirst;
                         else
334
335
                            nextState = Error;
336
                       end
337
             seenCG3 : begin
338
339
                          if (patternSignal == 0) // A
340
                            nextState = compThreeFirst;
341
                         else if (patternSignal == 1) // C
342
                            nextState = Error;
                          else if (patternSignal == 2) // T
343
344
                            nextState = compThreeFirst;
345
                          else if (patternSignal == 3) // G
346
                            nextState = Error;
347
                         else
348
                            nextState = Error;
349
                       end
350
351
             seenTG3 : begin
352
                          if (patternSignal == 0) // A
353
                            nextState = compThreeFirst;
354
                         else if (patternSignal == 1) // C
```

```
nextState = compThreeFirst;
355
356
                          else if (patternSignal == 2) // T
357
                            nextState = Error;
358
                          else if (patternSignal == 3) // G
359
                            nextState = Error;
360
                          else
361
                            nextState = Error;
362
                        end
363
364
             endNoGood : nextState = (end_seq) ? Error : incFound;
365
             Error : nextState = Error;
             good : nextState = (end_seq) ? Error : incFound;
366
367
             default : nextState = start;
368
           endcase
369
        end
370
371
       always_ff @(posedge clock)
372
        if (~reset_N)
          state <= start;</pre>
373
374
        else
375
          state <= nextState;</pre>
376
377
        // en_pc, cl_pc, re_p, re_s,
         // en_wc, cl_wc, cl_lc, en_cl;
378
379
       always_comb begin
380
        done = 0;
381
        found_it = 0;
382
        error = 0;
383
        en_wc = 0;
        cl_wc = 0;
384
        en_pc = 0;
385
        cl_pc = 0;
386
387
        en_lc = 0;
388
        cl_lc = 0;
389
        ld_wc = 0;
390
        ld_pc = 0;
391
        ld_fc = 0;
392
        start_sel = 0;
        en_fc = 0;
393
        en_tmp = 0;
ld_tmp = 0;
394
395
396
        cl_tmp = 0;
397
        sel_tmp = 0;
398
399
400
        if (state == start)
401
           begin
402
             en_wc = 1;
403
             en_pc = 1;
404
             cl_wc = 0;
             cl_pc = 0;
405
             en_lc = 1;
406
407
             cl_lc = 1;
408
             ld_wc = 1;
             ld_pc = 1;
409
410
             start_sel = 1;
             en_fc = 1;
411
412
             ld_fc = 1;
413
             re_p = 0;
             re_s = 0;
414
415
           end
416
417
        else if (state == readLetPat)
418
           begin
419
             re_s = 1;
420
             re_p = 1;
             en_wc = 0;
421
422
             en_pc = 0;
423
             cl_wc = 0;
             cl_pc = 0;
424
425
             en_lc = 0;
```

```
426
             cl_lc = 0;
427
428
429
         else if (state == checkPattern
430
                   state == compTwoFirst ||
431
                   state == compTwoSec ||
                   state == compThreeFirst ||
432
433
                   state == compThreeSec
434
                   start == compThreeThird)
435
           begin
436
             en_wc = 0;
             cl_wc = 0;
437
             en_pc = 0;
438
439
             cl_pc = 0;
             en_lc = 0;
440
441
             cl_lc = 0;
442
             re_p = 1;
             re_s = 1;
443
444
           end
445
         else if (state == doneOneLeft || state == doneTwoLeft)
  begin // skip one pattern
446
447
448
             en_wc = 0;
             cl_wc = 0;
449
450
             en_pc = 1;
451
             cl_pc = 0;
452
             en_lc = 0;
453
             cl_lc = 0;
454
             re_p = 0;
             re_s = 0;
455
456
           end
457
458
          else if (state == check21 ||
459
                  state == check31)
460
           begin
461
             en_wc = 0;
             cl_wc = 0;
462
463
             en_pc = 0;
             cl_pc = 0;
en_lc = 0;
cl_lc = 0;
464
465
466
             re_p = 1;
467
             re_s = 0;
468
469
             ld_{tmp} = 0;
470
             en_tmp = 1;
471
             sel_tmp = 1;
472
           end
473
474
         else if (state == incLetPat)
475
           begin
             en_wc = 1;
476
477
             cl_wc = 0;
             en_pc = 1;
478
479
             cl_pc = 0;
480
             en_lc = 0;
481
             cl_lc = 0;
             re_p = 1;
482
             re_s = 1;
483
484
           end
485
486
         else if (state == endNoGood)
487
           begin
             en_wc = 1;
488
             cl_wc = 0;
489
490
             en_pc = 1;
491
             cl_pc = 0;
             en_lc = 1;
cl_lc = 1;
492
493
             ld_wc = 1;
494
495
             ld_pc = 1;
             ld_fc = 0;
496
```

```
497
             en_fc = 1;
498
             re_p = 1;
499
             re_s = 1;
500
             done = 0;
             found_it = 0;
501
             error = 0;
502
503
          end
504
505
        else if (state == Error)
506
          begin
             en_wc = 1;
507
508
             cl_wc = 0;
509
             en_pc = 1;
510
             cl_pc = 0;
             en_lc = 1;
511
512
             cl_lc = 1;
513
            ld_wc = 1;
514
             ld_pc = 1;
             re_p = 0;
515
             re_s = 0;
516
             done = 1;
found_it = 0;
517
518
519
             error = 1;
520
          end
521
         else if (state == incPat21 ||
522
                   state == incPat31)
523
524
          begin
525
            en_wc = 0;
526
             cl_wc = 0;
             en_pc = 1;
527
528
             cl_pc = 0;
529
             en_lc = 0;
530
             cl_lc = 0;
531
             re_p = 1;
             re_s = 1;
532
             ld_tmp = 1;
533
             en_{tmp} = 1;
534
             sel_tmp = 1;
535
536
          end
537
538
        else if (state == incPat22
539
                  state == incPat32
540
                  state == incPat32
541
                  state == incPat33
542
                  state == incPatFinish)
543
          begin
544
             en_wc = 0;
545
             cl_wc = 0;
546
             en_pc = 1;
            cl_pc = 0;
547
             en_lc = 0;
548
549
            cl_lc = 0;
550
             re_p = 1;
             re_s = 1;
551
552
          end
553
554
        else if (state == incPatUpTo ||
555
                  state == incPatAll)
556
          begin
557
             en_wc = 0;
558
             cl_wc = 0;
559
             en_pc = 1;
560
             cl_pc = 0;
561
             en_lc = 1;
562
             cl_lc = 1;
             re_p = 1;
563
564
             re_s = 1;
565
          end
566
        else if (state == oneMatchAll ||
567
```

```
state == zeroMatchUpTo ||
568
569
                  state == oneMatchUpTo)
570
           begin
571
            en_wc = 0;
             cl_wc = 0;
572
            en_pc = 0;
573
574
             cl_pc = 0;
575
             en_lc = 0;
576
             cl_lc = 0;
577
             re_p = 1;
             re_s = 1;
578
579
           end
580
581
        else if (state == incWordOneUp |
                  state == incWordZeroUp ||
582
583
                  state == incWordAll)
584
          begin
585
             en_wc = 1;
             cl_wc = 0;
586
             en_pc = 0;
587
             cl_pc = 0;
en_lc = 1;
cl_lc = 0;
588
589
590
             re_p = 1;
591
592
             re_s = 1;
593
           end
594
595
        else if (state == good)
596
           begin
597
             en_wc = 1;
             cl_wc = 0;
598
599
             en_pc = 1;
             cl_pc = 0;
600
601
             en_lc = 1;
602
             cl_lc = 1;
603
             ld_pc = 1;
             ld_wc = 1;
604
             ld_fc = 0;
605
606
             re_p = 1;
             re_s = 1;
en_fc = 1;
607
608
             done = 0;
609
             found_it = 1;
610
611
             error = 0;
612
           end
613
614
        else if (state == incFound)
615
           begin
616
             en_wc = 0;
617
             cl_wc = 0;
             en_pc = 0;
618
619
             cl_pc = 0;
620
            en_lc = 0;
621
             cl_lc = 0;
             ld_pc = 0;
622
623
             ld_wc = 0;
             ld_fc = 0;
624
             re_p = 1;
625
626
             re_s = 1;
627
             en_fc = 0;
628
           end
629
630
        else if (state == seenA2
631
                  state == seenA3
632
                  state == seenC2
633
                  state == seenC3
                  state == seenT2
634
635
                  state == seenT3
                  state == seenG2
636
637
                  state == seenG2
638
                  state == seenAC3
```

```
639
                  state == seenAG3
640
                   state == seenAT3
641
                   state == seenTG3
642
                  state == seenCG3
643
                  state == seenCT3)
           begin
644
            en_wc = 0;
645
646
            cl_wc = 0;
            en_pc = 0;
647
            cl_pc = 0;
en_lc = 0;
cl_lc = 0;
re_p = 1;
648
649
650
651
             re_s = 0;
652
            en_tmp = 1;
653
654
             ld\_tmp = 0;
655
             sel_tmp = 1;
656
           end
657
        658
659
660
           begin
661
            en_wc = 0;
662
            cl_wc = 0;
            en_pc = 0;
663
664
            cl_pc = 0;
             en_lc = 0;
cl_lc = 0;
665
666
             re_p = 1;
re_s = 0;
en_tmp = 1;
ld_tmp = 1;
667
668
669
670
671
            sel_tmp = 1;
672
          end
673
674
675
         end
676
677 endmodule: fsm3
678
```

```
Lab Code [10 points]
Filename: lab5p1.sv
  1 `default_nettype none
 3 module lab5p1
 4
      (input logic ready,
       input logic [15:0] dna_length,
 5
       input logic clock, reset_N,
  6
 7
       output logic done, found_it, error);
 8
 9
       logic [7:0] pattern;
logic [1:0] nuc;
 10
       logic [2:0] fsm_notif;
logic [3:0] how_much;
 11
 12
       logic end_seq, len_reached, en_pc, cl_pc, re_p,
13
             re_s, en_wc, cl_wc, cl_lc, en_lc;
 14
 15
       logic seqLt, seqEq, seqGt;
       logic lenLt, lenEq, lenGt;
logic [15:0] WordCount;
16
17
             [11:0] PatternCount;
[3:0] LetterCount;
       logic
18
 19
       logic
       logic [2:0] patternSignal;
logic [11:0] checkPatAhead, MuxedPatCount, regCheckAhead;
 20
 21
 22
       logic sel_tmp, ld_tmp, cl_tmp, en_tmp;
 23
 24
 25
       fsm FSM (.*);
 26
       27
 28
       29
 30
 31
 32
       PatternChecker PatCheck (.*);
 33
 34
       Counter #(16) WordCounter (.en(en_wc), .clear(cl_wc), .load(1'b0),
                                   .up(1'b1), .clock,
 35
                                   .D(WordCount), .Q(WordCount));
 36
37
       Counter #(12) PatternCounter (.en(en_pc), .clear(cl_pc), .load(1'b0),
 38
                                      .up(1'b1), .clock,
 39
40
                                      .D(PatternCount), .Q(PatternCount));
41
42
       Counter #(4) LetterCounter (.en(en_lc), .clear(cl_lc), .load(1'b0),
43
                                    .up(1'b1), .clock,
44
                                    .D(LetterCount), .Q(LetterCount));
45
46
       Counter #(12) CheckAheadCounter (.en(en_tmp), .clear(cl_tmp), .load(ld_tmp),
                                         .up(1'b1), .clock, .D(regCheckAhead),
.Q(checkPatAhead));
47
48
49
       //Register #(12) PatCountReg (.en(1'b1), .clear(1'b0), .D(regCheckAhead), ...
50
Line length of 96 (max is 80)
 51
 52
 53
       MagComp #(16) WordComp (.A(WordCount), .B(dna_length),
54
                                .AltB(seqLt), .AeqB(seqEq), .AgtB(seqGt));
 55
 56
       MagComp #(4) LetterComp (.A(LetterCount), .B(how_much),
 57
                                 .AltB(lenLt), .AeqB(lenEq), .AgtB(lenGt));
58
 59
       Mux2to1 #(12) PatCountLoadMux (.S(ld_tmp), .IO(checkPatAhead), .I1(Pattern...
Line length of 84 (max is 80)
60
                                   .Y(regCheckAhead));
 61
       Mux2to1 #(12) PatCountMux (.S(sel_tmp), .I0(PatternCount), .I1(checkPatAhe...
62
Line length of 81 (max is 80)
                                   .Y(MuxedPatCount));
 63
 64
 65
 66
```

```
Filename: lab5p1.sv

68    assign len_reached = (lenEq) ? 1'b1 : 1'b0;
69    assign end_seq = (seqEq) ? 1'b1 : 1'b0;
70
71 endmodule: lab5p1
72
73
74
```

Page #: 2

```
Lab Code [10 points]
Filename: lab5p1_test.sv
  1 `default_nettype none
  3
   module lab5p1_test ();
      logic ready;
  5
      logic [15:0] dna_length;
      logic clock, reset_N;
logic done, found_it, error;
  6
  7
  8
 9
      lab5p1 psm(.*);
      initial begin
 10
        11
 12
                            nuc=%b, pat=%h, wordCount=%d, wordEq=%b\
13
                            fsm_notif=%b, nextState=%s, patCount=%d\n\
en_wc=%b, en_pc=%b, cl_wc=%b, cl_pc=%b\
 14
 15
16
                            re_p=%b, re_s=%b, en_tmp=%b, ld_tmp=%b\n\
                            muxedPatCount=%d, checkAhead=%d\
patternSignal=%d",
 17
 18
                            ready, reset_N, done, error, psm.FSM.state.name, found_it, dna_length, psm.nuc, psm.pattern,
 19
 20
 21
                             psm.WordCount, psm.seqEq, psm.fsm_notif,
                            psm.FSM.nextState.name, psm.PatternCount,
 22
                            psm.en_wc, psm.en_pc, psm.cl_wc, psm.cl_pc,
 23
 24
                            psm.re_p, psm.re_s, psm.en_tmp, psm.ld_tmp,
                             psm.MuxedPatCount,
 25
 26
                             psm.checkPatAhead, psm.patternSignal);
        clock = 0;
 27
 28
        forever #5 clock = ~clock;
 29
 30
      initial begin
 31
 32
        reset_N = 0;
 33
        dna_length = 4;
 34
        ready = 0;
 35
        @(posedge clock);
 36
        reset_N = 1;
 37
        @(posedge clock);
        ready = 1;
 38
 39
        @(posedge clock);
40
        ready = 0;
        wait(done);
41
42
        @(posedge clock);
43
        @(posedge clock);
44
        @(posedge clock);
45
        $finish;
46
       end
47
48 endmodule: lab5p1_test
```

```
Lab Code [10 points]
Filename: lab5p2.sv
  1 `default_nettype none
  3 module lab5p2
      (input logic ready,
  5
       input logic [15:0] dna_length,
       input logic clock, reset_N,
  6
  7
       input logic [15:0] dna_start,
  8
       input logic [11:0] pattern_start,
  9
       output logic done, found_it, error);
 10
       logic [7:0] pattern;
logic [1:0] nuc;
 11
 12
       logic [2:0] fsm_notif;
13
       logic [3:0] how_much;
 14
       logic end_seq, len_reached, en_pc, cl_pc, re_p,
 15
              re_s, en_wc, cl_wc, cl_lc, en_lc, ld_wc, ld_pc;
16
       logic seqLt, seqEq, seqGt;
logic lenLt, lenEq, lenGt;
logic [15:0] WordCount, MuxedWord;
logic [11:0] PatternCount, MuxedPat;
logic [3:0] LetterCount;
17
18
 19
 20
 21
       logic [2:0] patternSignal;
 22
       logic [11:0] checkPatAhead, MuxedPatCount, regCheckAhead;
 23
 24
       logic sel_tmp, ld_tmp, cl_tmp, en_tmp;
 25
 26
       fsm2 FSM (.*);
 27
       28
 29
 30
 31
                            .Addr(MuxedPat), .Data(pattern));
 32
 33
       PatternChecker PatCheck (.*);
 34
       Counter #(16) WordCounter (.en(en_wc), .clear(cl_wc), .load(ld_wc),
 35
 36
                                     .up(1'b1), .clock,
 37
                                     .D(MuxedWord), .Q(WordCount));
 38
 39
       Counter #(12) PatternCounter (.en(en_pc), .clear(cl_pc), .load(ld_pc),
                                        .up(1'b1), .clock,
40
                                        .D(MuxedPat), .Q(PatternCount));
41
42
43
       Counter #(4) LetterCounter (.en(en_lc), .clear(cl_lc), .load(1'b0),
                                      .up(1'b1), .clock,
.D(LetterCount), .Q(LetterCount));
44
45
46
47
       Counter #(12) CheckAheadCounter (.en(en_tmp), .clear(cl_tmp), .load(ld_tmp),
                                            .up(1'b1), ´.clock, .D(regChéckAhead),
.Q(checkPatAhead));
48
49
50
 51
       MagComp #(16) WordComp (.A(WordCount), .B(dna_length),
 52
                                  .AltB(seqLt), .AeqB(seqEq), .AgtB(seqGt));
 53
 54
       MagComp #(4) LetterComp (.A(LetterCount), .B(how_much),
55
                                   .AltB(lenLt), .AeqB(lenEq), .AgtB(lenGt));
 56
 57
       Mux2to1 #(16) WordMux (.S(ld_wc), .IO(WordCount),
 58
                                 .I1(dna_start), .Y(MuxedWord));
 59
60
61
 62
       Mux2to1 #(12) PatMux (.S(ld_pc), .IO(MuxedPatCount),
63
                               .I1(pattern_start), .Y(MuxedPat));
64
       Mux2to1 #(12) PatCountLoadMux (.S(ld_tmp), .IO(checkPatAhead), .I1(Pattern...
65
Line length of 84 (max is 80)
                                     .Y(regCheckAhead));
 67
68
       Mux2to1 #(12) PatCountMux (.S(sel_tmp), .I0(PatternCount), .I1(checkPatAhe...
Line length of 81 (max is 80)
```

Page #: 2

```
Lab Code [10 points]
Filename: lab5p2_test.sv
  1 `default_nettype none
  3
   module lab5p2_test ();
      logic ready;
      logic [15:0] dna_length, dna_start;
  5
  6
      logic [11:0] pattern_start;
  7
      logic clock, reset_N;
  8
      logic done, found_it, error;
  9
      lab5p2 psm(.*);
initial begin
 10
 11
 12
        $monitor($time,, "ready=%b, reset_N = %b, done=%b, error=%b\
                             state=%s, found_it=%b, dna_length=%d \n\
13
                             nuc=%b, pat=%h, wordCount=%d, wordEq=%b\
 14
 15
                             fsm_notif=%b, nextState=%s, muxedpatCount=%d\n\
                             en_wc=%b, en_pc=%b, cl_wc=%b, cl_pc=%b
 16
                             re_p=%b, re_s=%b, en_tmp=%b, ld_tmp=%b\n\
 17
                             muxedPatCount=%d, checkAhead=%d\
patternSignal=%d, ld_wc=%b, ld_pc=%b\
 18
 19
                             patCount=\(\bar{v}\)d",
 20
 21
                             ready, reset_N, done, error, psm.FSM.state.name, found_it, dna_length, psm.nuc, psm.pattern,
 22
 23
                             psm.WordCount, psm.seqEq, psm.fsm_notif,
 24
                             psm.FSM.nextState.name, psm.MuxedPat,
 25
                             psm.en_wc, psm.en_pc, psm.cl_wc, psm.cl_pc,
 26
                             psm.re_p, psm.re_s, psm.en_tmp, psm.ld_tmp,
                             psm.MuxedPatCount, psm.checkPatAhead,
 27
                             psm.patternSignal, psm.ld_wc, psm.ld_pc,
 28
 29
                             psm.PatternCount);
 30
        clock = 0;
        forever #5 clock = ~clock;
 31
 32
 33
 34
      initial begin
 35
        reset_N = 0;
        dna_start = 5;
 36
 37
        pattern_start = 104;
 38
        dna_length = 45;
        ready = 0;
 39
40
        @(posedge clock);
        reset_N = 1;
41
42
        @(posedge clock);
43
        ready = 1;
44
        @(posedge clock);
45
        ready = 0;
46
        wait(done);
 47
        @(posedge clock);
 48
        @(posedge clock);
 49
        @(posedge clock);
 50
        $finish;
 51
       end
 52
 53 endmodule: lab5p2_test
```

```
Lab Code [10 points]
Filename: lab5p3.sv
  1 `default_nettype none
  3 module lab5p3
      (input logic ready,
  5
       input logic [15:0] dna_length,
       input logic clock, reset_N,
  6
  7
       input logic [15:0] dna_start,
  8
       input logic [11:0] pattern_start,
       output logic done, found_it, error,
output logic [15:0] found_location);
  9
 10
 11
 12
       logic [7:0] pattern;
       logic [1:0] nuc;
13
       logic [2:0] fsm_notif;
 14
 15
       logic [3:0] how_much;
16
       logic end_seq, len_reached, en_pc, cl_pc, re_p,
17
              re_s, en_wc, cl_wc, cl_lc, en_lc, ld_wc, ld_pc,
18
             en_fc, ld_fc;
       logic seqLt, seqEq, seqGt;
logic lenLt, lenEq, lenGt;
 19
             lenLt, lenEq, lenGt;
[15:0] WordCount, MuxedWord;
 20
 21
       logic
             [11:0] PatternCount, MuxedPat;
 22
       logic
              [15:0] MuxedStart, next_start, RegStart;
 23
       logic
 24
       logic
             [3:0] LetterCount;
 25
       logic [2:0] patternSignal;
 26
       logic [11:0] checkPatAhead, MuxedPatCount, regCheckAhead;
 27
       logic sel_tmp, ld_tmp, cl_tmp, en_tmp;
 28
       logic start_sel;
 29
 30
31
       fsm3 FSM (.*);
 32
       MemoryNucs Seq_Mem (.re(re_s), .we(1'b0), .clock,
 33
 34
                                             .Addr(WordCount), .Data(nuc));
 35
 36
       MemoryPattern Pattern_Mem (.re(re_p), .we(1'b0), .clock,
 37
                            .Addr(MuxedPat), .Data(pattern));
 38
 39
       PatternChecker PatCheck (.*);
40
41
       Counter #(16) WordCounter (.en(en_wc), .clear(cl_wc), .load(ld_wc),
42
                                     .up(1'b1), .clock,
43
                                     .D(MuxedWord), .Q(WordCount));
44
45
       Counter #(12) PatternCounter (.en(en_pc), .clear(cl_pc), .load(ld_pc),
                                        .up(1'b1), .clock,
46
47
                                        .D(MuxedPat), .Q(PatternCount));
48
49
       Counter #(16) FoundCounter (.en(en_fc), .clear(1'b0), .load(ld_fc),
                                      .up(1'b1), .clock,
50
                                      .D(MuxedStart), .Q(next_start));
 51
 52
       Register #(16) NextStartRef (.en(1'b1), .clear(1'b0),
 53
 54
                                       .clock, .D(next_start), .Q(RegStart));
55
 56
       Counter #(4) LetterCounter (.en(en_lc), .clear(cl_lc), .load(1'b0),
                                      .up(1'b1), .clock,
 57
 58
                                      .D(LetterCount), .Q(LetterCount));
59
       Counter #(12) CheckAheadCounter (.en(en_tmp), .clear(cl_tmp), .load(ld_tmp),
 60
61
                                           .up(1'b1), .clock, .D(regCheckAhead),
 62
                                           .Q(checkPatAhead));
63
 64
       MagComp #(16) WordComp (.A(WordCount), .B(dna_length),
 65
                                 .AltB(seqLt), .AeqB(seqEq), .AgtB(seqGt));
 66
 67
       MagComp #(4) LetterComp (.A(LetterCount), .B(how_much),
 68
                                  .AltB(lenLt), .AeqB(lenEq), .AgtB(lenGt));
 69
 70
       Mux2to1 #(12) PatCountLoadMux (.S(ld_tmp), .IO(checkPatAhead), .I1(Pattern...
Line length of 84 (max is 80)
```

```
Filename: lab5p3.sv
                                                                    Page #: 2
                               .Y(regCheckAhead));
 71
72
      Mux2to1 #(12) PatCountMux (.S(sel_tmp), .I0(PatternCount), .I1(checkPatAhe...
73
Line length of 81 (max is 80)
 74
                               .Y(MuxedPatCount));
 75
 76
      Mux2to1 #(12) PatMux (.S(ld_pc), .IO(MuxedPatCount),
 77
                          .I1(pattern_start), .Y(MuxedPat));
 78
 79
      Mux2to1 #(16) WordMux (.S(ld_wc), .IO(WordCount),
                           .I1(MuxedStart), .Y(MuxedWord));
 80
81
      82
83
 84
```

85

86

87

88 89

90

91 92

93

94

95

97 98 99 always\_comb begin

else

end

96 endmodule: lab5p3

else if (found\_it)

if (found\_it && next\_start > 0)

found\_location = 16'bx;

assign len\_reached = (lenEq) ? 1'b1 : 1'b0;

found\_location = next\_start-1;

assign end\_seq = (next\_start - 1 == dna\_length) ? 1'b1 : 1'b0;

found\_location = next\_start;

```
Lab Code [10 points]
Filename: lab5p3_test.sv
  1 `default_nettype none
  3
    module lab5p3_test ();
       logic ready;
       logic [15:0] dna_length, dna_start;
  6
       logic [11:0] pattern_start;
  7
      logic clock, reset_N;
logic done, found_it, error;
  8
  9
       logic [15:0] found_location;
 10
 11
       lab5p3 psm (.*);
 12
 13
       initial begin
         $monitor($time,, "ready=%b, reset_N = %b, done=%b, error=%b\
 14
 15
                               state=%s, found_it=%b, dna_length=%d\n\
 16
                               nuc=%b, pat=%h, wordCount=%d, wordEq=%b\
                               fsm_notif=%b, nextState=%s, patCount=%d\n\
 17
                               en_wc=%b, en_pc=%b, ld_pc=%b, ld_wc=%b\n\
 18
                               ld_fc=%b, next_start=%d, dna_start=%d,\
 19
                               start_sel=%b, found_loc=%d, muxedStart=%b\
en_fc=%b, checkAhead=%d, ld_tmp=%b, en_tmp = %b\
 20
 21
                               muxedPatCount=%d, patternSignal=%d"
 22
                               ready, reset_N, done, error, psm.FSM.state.name, found_it, dna_length, psm.nuc, psm.pattern,
 23
 24
 25
                               psm.WordCount, psm.seqEq, psm.fsm_notif,
 26
                               psm.FSM.nextState.name, psm.PatternCount,
 27
                               psm.en_wc, psm.en_pc, psm.ld_pc, psm.ld_wc,
                              psm.id_fc, psm.next_start, dna_start,
psm.start_sel, found_location, psm.MuxedStart,
psm.en_fc, psm.checkPatAhead, psm.ld_tmp, psm.en_tmp,
 28
 29
 30
                               psm.MuxedPatCount, psm.patternSignal);
 31
 32
         clock = 0;
 33
         forever #5 clock = ~clock;
 34
 35
       initial begin
 36
 37
         reset_N = 0;
         dna_start = 1;
 38
         pattern_start = 0;
 39
         dna_length = 19;
 40
         ready = 0;
 41
 42
         @(posedge clock);
         reset_N = 1;
 43
 44
         @(posedge clock);
 45
         ready = 1;
         @(posedge clock);
 46
         ready = 0;
wait(done);
 47
 48
 49
         @(posedge clock);
 50 //
           wait(done);
 51 //
           @(posedge clock);
 52 //
           wait(done);
 53 //
           @(posedge clock);
 54 //
           wait(done);
 55 //
           @(posedge clock);
           wait(done);
 56 //
           @(posedge clock);
 57 //
 58 //
           wait(done)
 59 //
           @(posedge clock);
 60 //
           wait(done);
 61 //
           @(posedge clock);
 62
         $finish;
 63
 64
 65 endmodule: lab5p3_test
```

```
Lab Code [10 points]
Filename: library.sv
  1 `default_nettype none
  2
  3
   module MagComp
      # (parameter WIDTH = 1)
  4
       (input logic [WIDTH-1:0] A, B,
  5
  6
        output logic AltB, AeqB, AgtB);
  7
  8
      always_comb begin
  9
         if(A < B)
 10
           begin
 11
             AeqB = 1'b0;
             AltB = 1'b1;
 12
             AgtB = 1'b0;
 13
 14
           end
         else if (A == B)
 15
 16
           begin
             AeqB = 1'b1;
 17
             AltB = 1'b0;
 18
             AgtB = 1'b0;
 19
 20
           end
 21
         else
 22
           begin
             AgtB = 1'b1;
 23
             AĬtB = 1'b0;
 24
 25
             AeqB = 1'b0;
 26
           end
 27
      end
 28
 29 endmodule: MagComp
 30
 31
 32 module Multiplexer
      # (parameter WIDTH = 2)
 33
      // parameter S_WIDTH = $clog2(WIDTH);
 34
 35
       (input logic [WIDTH-1:0] I,
 36
        input logic [$clog2(WIDTH)-1:0] S,
 37
       output logic Y);
 38
      always_comb begin
 39
         if'(\bar{S} < WIDTH)
 40
           Y = I[S];
 41
 42
      end
 43
 44 endmodule: Multiplexer
45
46 module Mux2to1
      // input width
# (parameter WIDTH = 2)
 47
 48
      (input logic [WIDTH-1:0] I0, I1,
input logic S,
 49
 50
        output logic [WIDTH-1:0] Y);
 51
 52
 53
      assign Y = S ? I1 : I0;
 54
 55 endmodule: Mux2to1
 56
 57 module Decoder
 58
         # (parameter WIDTH = 1)
         // parameter I_WIDTH = $clog2(WIDTH);
(input logic [$clog2(WIDTH)-1:0] I,
  input logic en,
 59
 60
 61
 62
          output logic [WIDTH-1:0] D);
 63
 64
         always_comb begin
           D = 0;
 65
           if (en)
 66
 67
             begin
                if (I < WIDTH)
 68
                  D[I] = 1'b1;
 69
 70
             end
```

```
else
 71
 72
              D = I;
 73
 74
 75 endmodule: Decoder
 76
 77 module Adder
       # (parameter WIDTH = 1)
 78
 79
       (input logic [WIDTH-1:0] A, B,
 80
        input logic Cin,
        output logic [WIDTH-1:0] S,
 81
 82
        output logic Cout);
 83
 84
       assign \{Cout, S\} = A + B + Cin;
 85
 86 endmodule: Adder
 87
 88 module Register
 89
       # (parameter WIDTH = 1)
       (input logic [WIDTH-1:0] D,
 90
        input logic en, clear, input logic clock,
 91
 92
        output logic [WIDTH-1:0] Q);
 93
 94
 95
        always_ff @(posedge clock)
 96
          if (en)
 97
            Q <= clear ? 0 : D;
 98
 99 endmodule: Register
100
101 module Counter
102
       #(parameter WIDTH = 1)
        (input logic en, clear, load, up,
103
         input logic clock,
104
105
         input logic [WIDTH-1:0] D
106
         output logic [WIDTH-1:0] Q);
107
108
       always_ff @(posedge clock)
109
         if (clear && en)
         Q`<= 0;
else if (load && en)
110
111
           Q <= D;
112
         else if (up && en)
113
114
           Q <= Q + 1;
115 endmodule: Counter
116
117 module ShiftRegister
118
       #(parameter WIDTH = 1)
        (input logic en, left, load, input logic clock,
119
120
         input logic [WIDTH-1:0] D
121
122
         output logic [WIDTH-1:0] ();
123
124
       always_ff @(posedge clock)
125
         if (load)
126
           Q \ll D;
127
         else if (en && left)
         Q <= (Q << 1);
else if (en && ~left)
128
129
130
           Q \leftarrow (Q >> 1);
131
132 endmodule: ShiftRegister
133
134 module BarrelShiftRegister
135
       #(parameter WIDTH = 1)
        (input logic load, en, input logic [1:0] by, input logic [WIDTH-1:0] D, input logic clock,
136
137
138
139
         output logic [WIDTH-1:0] Q);
140
141
```

```
always_ff @(posedge clock)
142
143
        if (load)
144
          Q \leq D;
145
        else if (en)
          Q \leftarrow (Q \leftarrow by);
146
147 endmodule: BarrelShiftRegister
148
149 module MemoryNucs
150
      \#(parameter DW = 2)
151
                    W = 65536,
152
                    AW = \$clog2(W))
        (input logic re, we, clock,
input logic [AW-1:0] Addr,
153
154
        output logic [DW-1:0] Data);
155
156
157
      logic [DW-1:0] M[W];
158
      logic [DW-1:0] out;
159
160
      assign Data = (re) ? out : 16'b0;
161
162
      always @(posedge clock)
        if (we)
163
164
           M[Addr] <= Data;
165
166
167
        $readmemb("task2nuc.mem", M);
168
      always_comb
169
170
        out = M[Addr];
171
172 endmodule: MemoryNucs
173
174 module MemoryPattern
      \#(parameter DW = 8.
175
176
                    W = 4096,
177
                    AW = \$clog2(W))
178
        (input logic re, we, clock,
        input logic [AW-1:0] Addr,
179
180
        output logic [DW-1:0] Data);
181
182
      logic [DW-1:0] M[W];
      logic [DW-1:0] out;
183
184
185
      assign Data = (re) ? out : 16'b0;
186
187
      always @(posedge clock)
188
        if (we)
189
           M[Addr] <= Data;
190
191
      initial
        $readmemh("task2patts.mem", M);
192
193
194
      always_comb
195
        out = M[Addr];
196
197 endmodule: MemoryPattern
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
```

Filename: library.sv

Page #: 4

```
Lab Code [10 points]
Filename: library1.sv
  1 `default_nettype none
  2
  3
   module MagComp
      # (parameter WIDTH = 1)
  4
       (input logic [WIDTH-1:0] A, B,
  5
  6
        output logic AltB, AeqB, AgtB);
  7
  8
      always_comb begin
  9
         if(A < B)
 10
           begin
 11
             AeqB = 1'b0;
             AltB = 1'b1;
 12
             AgtB = 1'b0;
 13
 14
           end
         else if (A == B)
 15
 16
           begin
             AeqB = 1'b1;
 17
             AltB = 1'b0;
 18
             AgtB = 1'b0;
 19
 20
           end
 21
         else
 22
           begin
             AgtB = 1'b1;
 23
             AĬtB = 1'b0;
 24
 25
             AeqB = 1'b0;
 26
           end
 27
      end
 28
 29 endmodule: MagComp
 30
 31
 32 module Multiplexer
      # (parameter WIDTH = 2)
 33
      // parameter S_WIDTH = $clog2(WIDTH);
 34
 35
       (input logic [WIDTH-1:0] I,
 36
        input logic [$clog2(WIDTH)-1:0] S,
 37
       output logic Y);
 38
      always_comb begin
 39
         if'(\bar{S} < WIDTH)
 40
           Y = I[S];
 41
 42
      end
 43
 44 endmodule: Multiplexer
45
46 module Mux2to1
      // input width
# (parameter WIDTH = 2)
 47
 48
      (input logic [WIDTH-1:0] I0, I1,
input logic S,
 49
 50
        output logic [WIDTH-1:0] Y);
 51
 52
 53
      assign Y = S ? I1 : I0;
 54
 55 endmodule: Mux2to1
 56
 57 module Decoder
 58
         # (parameter WIDTH = 1)
         // parameter I_WIDTH = $clog2(WIDTH);
(input logic [$clog2(WIDTH)-1:0] I,
  input logic en,
 59
 60
 61
 62
          output logic [WIDTH-1:0] D);
 63
 64
         always_comb begin
           D = 0;
 65
           if (en)
 66
 67
             begin
                if (I < WIDTH)
 68
                  D[I] = 1'b1;
 69
 70
             end
```

```
else
 71
 72
              D = I;
 73
 74
 75 endmodule: Decoder
 76
 77 module Adder
       # (parameter WIDTH = 1)
 78
 79
       (input logic [WIDTH-1:0] A, B,
 80
        input logic Cin,
        output logic [WIDTH-1:0] S,
 81
 82
        output logic Cout);
 83
 84
       assign \{Cout, S\} = A + B + Cin;
 85
 86 endmodule: Adder
 87
 88 module Register
 89
       # (parameter WIDTH = 1)
       (input logic [WIDTH-1:0] D,
 90
        input logic en, clear, input logic clock,
 91
 92
        output logic [WIDTH-1:0] Q);
 93
 94
 95
        always_ff @(posedge clock)
 96
          if (en)
 97
            Q <= clear ? 0 : D;
 98
 99 endmodule: Register
100
101 module Counter
102
       #(parameter WIDTH = 1)
        (input logic en, clear, load, up,
103
         input logic clock,
104
105
         input logic [WIDTH-1:0] D
106
         output logic [WIDTH-1:0] Q);
107
108
       always_ff @(posedge clock)
109
         if (clear && en)
         Q`<= 0;
else if (load && en)
110
111
           Q <= D;
112
         else if (up && en)
113
114
           Q <= Q + 1;
115 endmodule: Counter
116
117 module ShiftRegister
118
       #(parameter WIDTH = 1)
        (input logic en, left, load, input logic clock,
119
120
         input logic [WIDTH-1:0] D
121
122
         output logic [WIDTH-1:0] ();
123
124
       always_ff @(posedge clock)
125
         if (load)
126
           Q \ll D;
127
         else if (en && left)
         Q <= (Q << 1);
else if (en && ~left)
128
129
130
           Q \leftarrow (Q >> 1);
131
132 endmodule: ShiftRegister
133
134 module BarrelShiftRegister
135
       #(parameter WIDTH = 1)
        (input logic load, en, input logic [1:0] by, input logic [WIDTH-1:0] D, input logic clock,
136
137
138
139
         output logic [WIDTH-1:0] Q);
140
141
```

```
always_ff @(posedge clock)
142
143
        if (load)
144
          Q \leq D;
145
        else if (en)
          Q \leftarrow (Q \leftarrow by);
146
147 endmodule: BarrelShiftRegister
148
149 module MemoryNucs
150
      \#(parameter DW = 2)
                    W = 65536,
151
152
                    AW = \$clog2(W))
        (input logic re, we, clock,
input logic [AW-1:0] Addr,
153
154
        output logic [DW-1:0] Data);
155
156
157
      logic [DW-1:0] M[W];
158
      logic [DW-1:0] out;
159
160
      assign Data = (re) ? out : 16'b0;
161
162
      always @(posedge clock)
        if (we)
163
164
           M[Addr] <= Data;
165
166
167
        $readmemb("task1checkoffnuc.mem", M);
168
      always_comb
169
170
        out = M[Addr];
171
172 endmodule: MemoryNucs
173
174 module MemoryPattern
      \#(parameter DW = 8.
175
176
                    W = 4096,
177
                    AW = \$clog2(W))
178
        (input logic re, we, clock,
        input logic [AW-1:0] Addr,
179
180
        output logic [DW-1:0] Data);
181
182
      logic [DW-1:0] M[W];
      logic [DW-1:0] out;
183
184
185
      assign Data = (re) ? out : 16'b0;
186
187
      always @(posedge clock)
188
        if (we)
189
           M[Addr] <= Data;
190
191
      initial
        $readmemh("task1test5.mem", M);
192
193
194
      always_comb
195
        out = M[Addr];
196
197 endmodule: MemoryPattern
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
```

Filename: library1.sv

Page #: 4

```
Lab Code [10 points]
Filename: library2.sv
  1 `default_nettype none
  2
  3
   module MagComp
      # (parameter WIDTH = 1)
  4
       (input logic [WIDTH-1:0] A, B,
  5
  6
        output logic AltB, AeqB, AgtB);
  7
  8
      always_comb begin
  9
         if(A < B)
 10
           begin
 11
             AeqB = 1'b0;
             AltB = 1'b1;
 12
             AgtB = 1'b0;
 13
 14
           end
         else if (A == B)
 15
 16
           begin
             AeqB = 1'b1;
 17
             AltB = 1'b0;
 18
             AgtB = 1'b0;
 19
 20
           end
 21
         else
 22
           begin
             AgtB = 1'b1;
 23
             AĬtB = 1'b0;
 24
 25
             AeqB = 1'b0;
 26
           end
 27
      end
 28
 29 endmodule: MagComp
 30
 31
 32 module Multiplexer
      # (parameter WIDTH = 2)
 33
      // parameter S_WIDTH = $clog2(WIDTH);
 34
 35
       (input logic [WIDTH-1:0] I,
 36
        input logic [$clog2(WIDTH)-1:0] S,
 37
       output logic Y);
 38
      always_comb begin
 39
         if'(\bar{S} < WIDTH)
 40
           Y = I[S];
 41
 42
      end
 43
 44 endmodule: Multiplexer
45
46 module Mux2to1
      // input width
# (parameter WIDTH = 2)
 47
 48
      (input logic [WIDTH-1:0] I0, I1,
input logic S,
 49
 50
        output logic [WIDTH-1:0] Y);
 51
 52
 53
      assign Y = S ? I1 : I0;
 54
 55 endmodule: Mux2to1
 56
 57 module Decoder
 58
         # (parameter WIDTH = 1)
         // parameter I_WIDTH = $clog2(WIDTH);
(input logic [$clog2(WIDTH)-1:0] I,
  input logic en,
 59
 60
 61
 62
          output logic [WIDTH-1:0] D);
 63
 64
         always_comb begin
           D = 0;
 65
           if (en)
 66
 67
             begin
                if (I < WIDTH)
 68
                  D[I] = 1'b1;
 69
 70
             end
```

```
71
           else
 72
              D = I;
 73
 74
 75 endmodule: Decoder
 76
 77 module Adder
       # (parameter WIDTH = 1)
 78
 79
       (input logic [WIDTH-1:0] A, B,
 80
        input logic Cin,
        output logic [WIDTH-1:0] S,
 81
 82
        output logic Cout);
 83
 84
       assign \{Cout, S\} = A + B + Cin;
 85
 86 endmodule: Adder
 87
 88 module Register
 89
       # (parameter WIDTH = 1)
       (input logic [WIDTH-1:0] D,
 90
        input logic en, clear, input logic clock,
 91
 92
        output logic [WIDTH-1:0] Q);
 93
 94
 95
        always_ff @(posedge clock)
 96
          if (en)
 97
            Q <= clear ? 0 : D;
 98
 99 endmodule: Register
100
101 module Counter
102
       #(parameter WIDTH = 1)
        (input logic en, clear, load, up,
103
         input logic clock,
104
105
         input logic [WIDTH-1:0] D
106
         output logic [WIDTH-1:0] Q);
107
108
       always_ff @(posedge clock)
109
         if (clear && en)
         Q`<= 0;
else if (load && en)
110
111
           Q <= D;
112
         else if (up && en)
113
114
           Q <= Q + 1;
115 endmodule: Counter
116
117 module ShiftRegister
118
       #(parameter WIDTH = 1)
        (input logic en, left, load, input logic clock,
119
120
         input logic [WIDTH-1:0] D
121
122
         output logic [WIDTH-1:0] ();
123
124
       always_ff @(posedge clock)
125
         if (load)
126
           Q \ll D;
127
         else if (en && left)
         Q <= (Q << 1);
else if (en && ~left)
128
129
130
           Q \leftarrow (Q >> 1);
131
132 endmodule: ShiftRegister
133
134 module BarrelShiftRegister
135
       #(parameter WIDTH = 1)
        (input logic load, en, input logic [1:0] by, input logic [WIDTH-1:0] D, input logic clock,
136
137
138
139
         output logic [WIDTH-1:0] Q);
140
141
```

```
always_ff @(posedge clock)
142
143
        if (load)
144
          Q \leq D;
145
        else if (en)
          Q \leftarrow (Q \leftarrow by);
146
147 endmodule: BarrelShiftRegister
148
149 module MemoryNucs
150
      \#(parameter DW = 2)
151
                    W = 65536,
152
                    AW = \$clog2(W))
        (input logic re, we, clock,
input logic [AW-1:0] Addr,
153
154
        output logic [DW-1:0] Data);
155
156
157
      logic [DW-1:0] M[W];
158
      logic [DW-1:0] out;
159
160
      assign Data = (re) ? out : 16'b0;
161
162
      always @(posedge clock)
        if (we)
163
164
           M[Addr] <= Data;
165
166
167
        $readmemb("T1_1_Y.nuc", M);
168
      always_comb
169
        out = M[Addr];
170
171
172 endmodule: MemoryNucs
173
174 module MemoryPattern
      \#(parameter DW = 8.
175
176
                    W = 4096,
177
                    AW = \$clog2(W))
178
        (input logic re, we, clock,
        input logic [AW-1:0] Addr,
179
180
        output logic [DW-1:0] Data);
181
182
      logic [DW-1:0] M[W];
      logic [DW-1:0] out;
183
184
185
      assign Data = (re) ? out : 16'b0;
186
187
      always @(posedge clock)
188
        if (we)
189
           M[Addr] <= Data;
190
191
      initial
        $readmemh("T1_1.gpatt", M);
192
193
194
      always_comb
195
        out = M[Addr];
196
197 endmodule: MemoryPattern
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
```

Filename: library2.sv Page #: 4

```
Lab Code [10 points]
Filename: library3.sv
  1 `default_nettype none
  2
  3
   module MagComp
      # (parameter WIDTH = 1)
  4
       (input logic [WIDTH-1:0] A, B,
  5
  6
        output logic AltB, AeqB, AgtB);
  7
  8
      always_comb begin
  9
         if(A < B)
 10
           begin
 11
             AeqB = 1'b0;
             AltB = 1'b1;
 12
             AgtB = 1'b0;
 13
 14
           end
         else if (A == B)
 15
 16
           begin
             AeqB = 1'b1;
 17
             AltB = 1'b0;
 18
             AgtB = 1'b0;
 19
 20
           end
 21
         else
 22
           begin
             AgtB = 1'b1;
 23
             AĬtB = 1'b0;
 24
 25
             AeqB = 1'b0;
 26
           end
 27
      end
 28
 29 endmodule: MagComp
 30
 31
 32 module Multiplexer
      # (parameter WIDTH = 2)
 33
      // parameter S_WIDTH = $clog2(WIDTH);
 34
 35
       (input logic [WIDTH-1:0] I,
 36
        input logic [$clog2(WIDTH)-1:0] S,
 37
       output logic Y);
 38
      always_comb begin
 39
         if'(\bar{S} < WIDTH)
 40
 41
           Y = I[S];
 42
      end
 43
 44 endmodule: Multiplexer
45
46 module Mux2to1
      // input width
# (parameter WIDTH = 2)
 47
 48
      (input logic [WIDTH-1:0] I0, I1,
input logic S,
 49
 50
        output logic [WIDTH-1:0] Y);
 51
 52
 53
      assign Y = S ? I1 : I0;
 54
 55 endmodule: Mux2to1
 56
 57 module Decoder
 58
         # (parameter WIDTH = 1)
         // parameter I_WIDTH = $clog2(WIDTH);
(input logic [$clog2(WIDTH)-1:0] I,
  input logic en,
 59
 60
 61
 62
          output logic [WIDTH-1:0] D);
 63
 64
         always_comb begin
           D = 0;
 65
           if (en)
 66
 67
             begin
                if (I < WIDTH)
 68
                  D[I] = 1'b1;
 69
 70
             end
```

```
71
           else
 72
              D = I;
 73
 74
 75 endmodule: Decoder
 76
 77 module Adder
       # (parameter WIDTH = 1)
 78
 79
       (input logic [WIDTH-1:0] A, B,
 80
        input logic Cin,
        output logic [WIDTH-1:0] S,
 81
 82
        output logic Cout);
 83
 84
       assign \{Cout, S\} = A + B + Cin;
 85
 86 endmodule: Adder
 87
 88 module Register
 89
       # (parameter WIDTH = 1)
       (input logic [WIDTH-1:0] D,
 90
        input logic en, clear, input logic clock,
 91
 92
        output logic [WIDTH-1:0] Q);
 93
 94
 95
        always_ff @(posedge clock)
 96
          if (en)
 97
            Q <= clear ? 0 : D;
 98
 99 endmodule: Register
100
101 module Counter
102
       #(parameter WIDTH = 1)
        (input logic en, clear, load, up,
103
         input logic clock,
104
105
         input logic [WIDTH-1:0] D
106
         output logic [WIDTH-1:0] Q);
107
108
       always_ff @(posedge clock)
109
         if (clear && en)
         Q`<= 0;
else if (load && en)
110
111
           Q <= D;
112
         else if (up && en)
113
114
           Q <= Q + 1;
115 endmodule: Counter
116
117 module ShiftRegister
118
       #(parameter WIDTH = 1)
        (input logic en, left, load, input logic clock,
119
120
         input logic [WIDTH-1:0] D
121
122
         output logic [WIDTH-1:0] ();
123
124
       always_ff @(posedge clock)
125
         if (load)
126
           Q \ll D;
127
         else if (en && left)
         Q <= (Q << 1);
else if (en && ~left)
128
129
130
           Q \leftarrow (Q >> 1);
131
132 endmodule: ShiftRegister
133
134 module BarrelShiftRegister
135
       #(parameter WIDTH = 1)
        (input logic load, en, input logic [1:0] by, input logic [WIDTH-1:0] D, input logic clock,
136
137
138
139
         output logic [WIDTH-1:0] Q);
140
141
```

```
always_ff @(posedge clock)
142
143
        if (load)
144
          Q \leq D;
145
        else if (en)
          Q \leftarrow (Q \leftarrow by);
146
147 endmodule: BarrelShiftRegister
148
149 module MemoryNucs
150
      \#(parameter DW = 2)
151
                    W = 65536,
152
                    AW = \$clog2(W))
        (input logic re, we, clock,
input logic [AW-1:0] Addr,
153
154
        output logic [DW-1:0] Data);
155
156
157
      logic [DW-1:0] M[W];
158
      logic [DW-1:0] out;
159
160
      assign Data = (re) ? out : 16'b0;
161
162
      always @(posedge clock)
        if (we)
163
164
           M[Addr] <= Data;
165
166
167
        $readmemb("attempt1.nuc", M);
168
      always_comb
169
170
        out = M[Addr];
171
172 endmodule: MemoryNucs
173
174 module MemoryPattern
      \#(parameter DW = 8.
175
176
                    W = 4096,
177
                    AW = \$clog2(W))
178
        (input logic re, we, clock,
        input logic [AW-1:0] Addr,
179
180
        output logic [DW-1:0] Data);
181
182
      logic [DW-1:0] M[W];
      logic [DW-1:0] out;
183
184
185
      assign Data = (re) ? out : 16'b0;
186
187
      always @(posedge clock)
188
        if (we)
189
           M[Addr] <= Data;
190
191
      initial
        $readmemh("attempt1.gpatt", M);
192
193
194
      always_comb
195
        out = M[Addr];
196
197 endmodule: MemoryPattern
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
```

Filename: library3.sv

Page #: 4

```
Lab Code [10 points]
Filename: pattern_checker.sv
  1 `default_nettype none
  2
  3 module PatternChecker
      \#(parameter NW = 2,
  5
                    PW = 8
  6
      (input logic [NW-1:0] nuc,
  7
       input logic [PW-1:0] pattern,
       output logic [2:0] fsm_notif,
output logic [3:0] how_much,
output logic [2:0] patternSignal);
  8
 9
 10
       //patternSignal:
// A = 3'b000, C = 3'b001, T = 3'b010, G = 3'b011,
 11
12
       // other = 3'b111
13
14
 15
       // fsm_notif: match = 3'b000, no_match = 3'b001,
                              error = 3'b0\overline{1}0, next2 = 3'b011,
16
       //
                             next3 = 3'b100, exactlyN = 3'b101,
       //
17
                             upTo = 3'b110, end = 3'b111;
 18
 19
       // how_much only active for exactlyN, upTo
 20
 21
      always_comb begin
        patternSignal = 3'b111;
 22
 23
        casez (pattern)
 24
           6'h00 : fsm_notif = 3'b111;
           6'h10 : begin
 25
 26
                      fsm_notif = (nuc == 2'b00) ? 3'b000 : 3'b001;
 27
                      patternSignal = 3'b001;
 28
                    end
           6'h11 : begin
 29
                      fsm_notif = (nuc == 2'b01) ? 3'b000 : 3'b001;
 30
                      patternSignal = 3'b010;
 31
 32
                    end
           6'h12 : begin
 33
 34
                      fsm_notif = (nuc == 2'b10) ? 3'b000 : 3'b001;
 35
                      patternSignal = 3'b000;
 36
                    end
           6'h13 : begin
 37
 38
                      fsm_notif = (nuc == 2'b11) ? 3'b000 : 3'b001;
                      patternSignal = 3'b011;
 39
40
                    end
           6'h20 : fsm_notif = 3'b000;
41
42
           6'h21 : fsm_notif = 3'b011;
           6'h22 : fsm_notif = 3'b100;
43
           6'h0? : begin
44
45
                      fsm_notif = 3'b101;
46
                      how_much = pattern[3:0];
47
                    end
           6'h3? : begin
 48
49
                      fsm_notif = 3'b110;
                      how_much = 16 - pattern[3:0];
 50
 51
 52
           default : fsm_notif = 3'b010;
 53
        endcase
 54
      end
55
 56 endmodule: PatternChecker
 57
 58
 59
60
```