# Embedded Memory Organization

Baris Aksanli

Department of Electrical and Computer Engineering San Diego State University







- Memory organization basics
- Examples for different memory types
- Memory timing analysis for read/write
- Example questions

### **Memory Organization**



- N locations by M bits per location:
  - For n address bits, N = 2<sup>n</sup> locations
  - Ex: 20 address lines, 8 data bits per location
    - 20 address bits = 2<sup>20</sup> = 1M locations
    - 8 bits per location = 1M x 8 = 1MB (1 megabyte)
  - $K = 2^{10} = 1,024$
  - $M = 2^{20} = 1,048,576$
  - b=bit, B=Byte (8 bits)






- In the previous lecture, we saw that there are two basic types of memory:
  - Read-only memory (ROM)
  - Read-write memory (RAM)
- Four commonly used memory types
  - ROM
  - Flash and EEPROM
  - Static RAM (SRAM)
  - Dynamic RAM (DRAM)







- Each memory device has at least one chip select ( CS ) or chip enable ( CE ) or select ( S ) pin that enables the memory device
  - This enables read and/or write operations

### **Memory Chips**



- The number of address pins is related to the number of memory locations
  - Example sizes are 1K to 256M locations (depending on the device)
  - 1K  $\rightarrow$  10 pins, 256M  $\rightarrow$  28 pins
- The data pins are typically bi-directional in read-write memories
  - The number of data pins is related to the size of the memory location
  - For example, an 8-bit wide (byte-wide) memory device has 8 data pins
  - Catalog listing of 1K X 8 indicate a byte addressable 8K memory





- Each memory device has at least one control pin
- For ROMs, an output enable ( OE ) or gate ( G ) is present
  - The OE pin enables and disables a set of tri-state buffers
- For RAMs, a read-write (R/W) or write enable (WE) and read enable (OE) are present
  - For dual control pin devices, it must be hold true that both are not o at the same time






- Non-volatile memory: Maintains its state when powered down
- ROM: Factory programmed, cannot be changed. Older style
- PROM: Programmable Read-Only Memory
  - Field programmable but only once. Older style
- **EPROM**: Erasable Programmable Read-Only Memory
  - Reprogramming requires up to 20 minutes of high-intensity UV light exposure
- EEPROM: Electrically Erasable Programmable ROM
  - Also called EAROM (Electrically Alterable ROM) and NOVRAM (NOn-Volatile RAM)
  - Writing is much slower than a normal RAM
  - Used to store setup information, e.g. video card, on computer systems





Intel 2716 EPROM (2K X 8)




Source: Plusquellic, Systems Design and Programming





TI TMS 4016 SRAM (2K X 8):




Pin(s)	Function	
A <sub>0</sub> -A <sub>10</sub>	Address	
$\mathbf{DQ_0}\text{-}\mathbf{DQ_7}$	Data In/Data Out	
S (CS)	Chip Select	
G (OE)	Read Enable	
W (WE)	Write Enable	





TI TMS4464 DRAM (64K X 4):




Pin(s)	Function	
$A_0-A_7$	Address	
$DQ_0-DQ_4$	Data In/Data Out	
RAS	Row Address Strobe	
CAS	Column Address Strobe	
G	Output Enable	
W	Write Enable	






- There are 64K addressable locations which means it needs 16 address inputs, but it has only 8
- The row address (A o through A 7 ) are placed on the address pins and strobed into a set of internal latches
- The column address (A 8 through A 15) is then strobed in using CAS
- This is achieved by multiplexing:








#### 1 Megabit Memories: SRAM and DRAM



## **Memory Read Timing**






- Once the output data are valid, the address input cannot be changed immediately to start another read operation. This is because the device needs a certain amount of time, called read recovery time, to complete its internal operations before the next memory operation.
- The sum of the access time and read recovery time is the memory read cycle time. This is the time needed between the start of a read operation and the start of the next memory cycle.

## **Memory Write Timing**





- In addition to the address and chip enable inputs, an active low write pulse on the R/W line and the data to be stored must be applied during the write cycle.
- The timing of data input is less restrictive and can be satisfied simply by holding the data input stable during the entire cycle. However, the application of the write pulse has two critical timing parameters:
  - The address setup time and the write pulse width
- The address setup time is the time required for the address to stabilize and is the time that must elapse before the write pulse can be applied

#### **Memory Errors**



- Error detection
  - Parity, checksum, CRC (Cyclic Redundancy)
- Error correction
  - Hamming codes, Block error correcting codes
- Soft error
  - A transient error, that does not repeat
- Hard error
  - An error that is permanent, reproducible

## **Memory Error Checking**



- Parity checks:
  - Used to detect single bit errors in the memory
- Odd parity
  - Parity bit maintains an odd # of 1's in word
  - Even number of ones indicates an error
- Even parity
  - Parity bit maintains an even # of 1's in word
  - Odd number of ones indicates an error

## **Example: Parity Checking**



- In an n-bit system:
  - Parity checking adds 1 bit for every n data bits
  - For EVEN parity, the (n+1)th bit is set to yield an even number of 1's in all (n+1) bits
  - For ODD parity, the (n+1) th bit is set to make this number odd
- Example even vs. odd parity checker:

Original Data	<b>Even Parity</b>	Odd Parity
0000000	0	1
01011011	1	0
01010101	0	1
11111111	0	1
10000000	1	0
01001001	1	0





- Horizontal and vertical parity bits
  - One parity bit for each row of bits
  - One parity bit for each column of bits
- Single bit error will be detected
  - Row and column error indicates location
  - Complementing the bit fixes the error





#### data: Horizontal (even) parity:

- 1011 p=1 odd horizontal parity+1 = even
- 1111 p=o even horizontal parity
- 1001 p=o even horizontal parity
- 1011 p=1 odd horizontal parity+1 = even
- 0110 <- The vertical parity for these 4 words</li>





- CRC is based on a binary polynomial
- Can be calculated using only shift & XOR
- Better than checksum:
  - Detects data in wrong order or byte swapped
  - Detects missing or extra zeros in a block
- Standardized polynomials, e.g. CCITT-16
- Standardized initial value of polynomial

### **Checksum and Hamming**



- Hamming Code
  - Redundant code extra code bits
  - Detects and corrects single bit errors
- Checksum
  - Sum of all the bytes in a block of memory
  - Use LS 8 or 16 bits of the sum
  - Will not detect errors:
    - Extra/missing zeros, wrong order, swapped bytes

## **Example Questions**



#### Question 1



- What is the largest byte-wide SRAM that will fit in a 32 pin package?
  - 1M x 8 = 1MB = 8 Mb
  - 512K x 8 = 512KB = 4Mb
  - 256K x 8 = 256KB = 2Mb
  - 128K x 8 = 128KB = 1Mb





- What is the maximum number of bits that can be stored in a byte-wide ROM in a 32 pin package?
  - 2M x 8 = 2MB = 16Mb
  - 128K x 8 = 128KB = 1Mb
  - 1M x 8 = 1MB = 8Mb
  - $4M \times 8 = 4MB = 32Mb$

#### **Question 3**



- Access time from address is:
  - The delay from a valid address to output enable active
  - The delay from enable active to valid memory read data
  - The delay from valid address to valid memory read data
  - The address access time when address must be held after the data is read





- Using 4Mx4 DRAMs, how many memory chips will be required to implement a 16 MB memory organized in 32 bit words?
  - **-** 4
  - **8**
  - **•** 16
  - **3**2

#### Question 5



- A CRC code is:
  - An error detection and correction code
  - A checksum that detects data out of order
  - A block error detection code, that detects data which are out of order
  - A block error detection code which detects missing zeros and data which are out of order





- For a DRAM, what is the largest memory that can be packaged in a 24 pin package?
  - 32 Mb
  - 16 Gb
  - 64 Gb
  - 4 Gb