{"payload":{"header_redesign_enabled":false,"results":[{"id":"273357708","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"BrandonMFong/FPGAClock","hl_trunc_description":"Basys 3's SSD as Digital Clock","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":273357708,"name":"FPGAClock","owner_id":55638760,"owner_login":"BrandonMFong","updated_at":"2020-07-29T05:22:32.792Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ABrandonMFong%252FFPGAClock%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/BrandonMFong/FPGAClock/star":{"post":"qD_GWIvzx9XyvMTXq7r9EfM6qMvDIGi5XAN-KWGhw236RFxdfjC4iJXcM4Dvoa3SXRhwY0yi-Hj0kqfoUOWHCQ"},"/BrandonMFong/FPGAClock/unstar":{"post":"cICr8fEA7NHABmioRvXlmB9AzHBLzWweENcRG3GQEke1rnwLMNUk-v9icP7k5JZL4fmIw8I83Vf58iK0UIG6lg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"E9uw5ThT37InKxmQxmu6noqQQOeYzISGQRLFaI76pNd3iVkNuo5Reis-EBc39-oKamZ0tAbDzOoFbrEqBwfadg"}}},"title":"Repository search results"}