#### UIC - ECE 366: Computer Organization - Fall 2018

### Project 4: MIPS mini SIM

For this project, you will form your own team (of 1 or 2 members) to write a python program, which takes as input a text file i\_mem.txt (containing a MIPS machine code in hex) and output some important information of running this MIPS program:


- 1. (20%) Result of run: end content of PC, \$1 \$7, and Dynamic Instruction Count
- 2. (40%) Cycle number details, in the following cases:
  - a. a multi-cycle MIPS CPU:
    - i. total # of cycles, breakdown of the 3 / 4 / 5 cycle instructions
    - ii. instruction by instruction information: assembly instruction, # of cycle, etc
  - b. a pipelined MIPS CPU, assuming:
    - branches are resolved at the 2<sup>nd</sup> ID stage
    - all the forwarding paths supported to solve data hazard
    - i. total # of cycles, breakdown on the total # of cycles of delay due to stalls / flushes to resolve control & data hazards including:
      - o lw-use,
      - o compute-branch compare
      - o branch taken flush
    - ii. instruction by instruction information: assembly instruction, detected hazard (solved by fwding without delay / stall with delay / flushing etc)
- 3. (40%) Cache access behavior of 1w instructions:
  - for each lw instruction, provide: cache access log (memory address to access, which set / block of the cache is accessed, valid bit & tag info, hit or miss, cache update info
  - overall hit rate of the entire run of the program (hit # / (hit # + miss #))
  - a. with a direct mapped cache, block size of 4 words, a total of 2 blocks.
  - b. with a direct mapped cache, block size of 2 words, a total of 4 blocks.
  - c. with a fully-associated cache, block size of 2 words, a total of 4 blocks.
  - d. with a 2-way set-associative cache, block size of 2 words, 4 sets, a total of 8 blocks
- 4. (10%) Extra credit: supporting any set-associative cache configurations by allowing the user to input block size (# of words), # of ways, and # of sets.

Assume the following limited support / subset of MIPS ISA for your program:

- Instructions: add, sub, xor, addi, beq, bne, slt, lw, sw
- Registers: \$0 (always = 0), \$1 \$7
- data memory address range: [0x2000, 0x3000)
- instruction memory address range: [0x0000, 0x1000)
- All the registers / data memory content are initialized to be 0
- The program will end at a dead loop "label: beq \$0, \$0, label" the machine code of which is  $0 \times 1000 \text{FFFF}$

Your python code should be able to read the file containing a valid MIPS program in hex, simulates its running, and correctly output the relevant information.

You should be able to use MARS to partially help verifying your code. For example, the behavior of the following code can be checked by MARs.



In addition, you can use <u>Tools -> Data Cache Simulator</u> in MARS to check for the cache access behavior of a program.

## **Submission components:**

## Include the following files in your Bb submission:

•	p4_sim.py:	Python simulator for your ISA
•	p4_output_imem_A1.txt:	result screen output for program A1
•	p4_output_imem_A2.txt:	result screen output for program A2
•	p4_output_imem_B1.txt:	result screen output for program B1
•	p4_output_imem_B2.txt:	result screen output for program B2

### **Timeline:**

- o [Nov 20th Tu]: midterm check of each group on GitHub
  - points will be deduced to the groups who have not finished part 1
  - extra credits will be given to the groups who have completed part 2.
- o [Nov 29<sup>th</sup> Thu]: final deadline
  - <u>submit all the required files on Bb</u> by 11:59 (end of day), by one of the group members.

# Late submission policy and penalty is as below for project 4:

submission by the end of the day of	late penalty on your total score
Fri	5%
Sat	10%
Sun	15%
Mon	20%

#### Appendix: Program A1, A2, B1, B2

#version 2

#### Program A: sw into array, lw and accumulate neg / pos #'s

#version 1 addi \$1, \$0, 2 addi \$2, \$0, 28 sw\_loop: sw \$1, 0x2000(\$2)addi \$2, \$2, -4 beg \$2, \$0, out add \$1, \$1, \$1 sub \$1, \$0, \$1 addi \$1, \$1, 3 beq \$3, \$3, sw\_loop out: addi \$5, \$0, 32 lw\_loop: lw \$1, 0x2000(\$2) slt \$3, \$1, \$0 beq \$3, \$0, skip add \$4, \$4, \$1 skip: addi \$2, \$2, 4 bne \$2, \$5, lw\_loop sw \$4, 0x2000(\$0)end: beq \$0, \$0, end

0x20010002 0x2002001c 0xac412000 0x2042fffc 0x10400004 0x00210820 0x00010822 0x20210003 0x1063fff9 0x200500200x8c412000 0x0020182a 0x10600001  $0 \times 00812020$  $0 \times 20420004$ 0x1445fffa 0xac042000 0x1000ffff

addi \$1, \$0, 3 addi \$2, \$0, 80 sw\_loop: sw \$1, 0x2000(\$2)addi \$2, \$2, -4 beq \$2, \$0, out add \$1, \$1, \$1 sub \$1, \$0, \$1 addi \$1, \$1, 3 beq \$3, \$3, sw\_loop out: addi \$5, \$0, 40 lw\_loop: lw \$1, 0x2000(\$2) slt \$3, \$1, \$0 bne \$3, \$0, skip add \$4, \$4, \$1 skip: addi \$2, \$2, 4 bne \$2, \$5, lw\_loop sw \$4, 0x2000(\$0)end: beq \$0, \$0, end  $0 \times 20010003$  $0 \times 20020050$ 0xac412000 0x2042fffc 0x10400004 0x00210820 0x00010822 0x20210003 0x1063fff9  $0 \times 20050028$ 0x8c412000 0x0020182a 0x14600001 0x00812020 0x204200040x1445fffa 0xac042000 0x1000ffff

#### Program B: sw into array, iterate lw / sw among neighborhood of 3

```
#version 1
addi $1, $0, 2
addi $2, $0, 28
sw_loop:
sw $1, 0x2000($2)
addi $2, $2, -4
beq $2, $0, out
add $1, $1, $1
sub $1, $0, $1
addi $1, $1, 3
beq $3, $3, sw_loop
out:
addi $6, $0, 40
loop:
add $4, $0, $0
lw $1, 0x2004($2)
add $4, $4, $1
lw $1, 0x2008($2)
add $4, $4, $1
lw $1, 0x200c($2)
add $4, $4, $1
slt $1, $5, $4
beq $1, $0, skip
add $5, $4, $0
skip:
addi $2, $2, 4
bne $2, $6, loop
sw $5, 0x2000($0)
end: beq $0, $0, end
```

```
#version 2
addi $1, $0, 5
addi $2, $0, 60
sw_loop:
sw $1, 0x2000($2)
addi $2, $2, -4
beq $2, $0, out
add $1, $1, $1
sub $1, $0, $1
addi $1, $1, 3
beq $3, $3, sw_loop
addi $6, $0, 60
loop:
add $4, $0, $0
lw $1, 0x2004($2)
xor $4, $4, $1
lw $1, 0x2008($2)
xor $4, $4, $1
lw $1, 0x200c($2)
xor $4, $4, $1
sw $4, 0x2004($2)
xor $5, $5, $4
addi $2, $2, 4
bne $2, $6, loop
sw $5, 0x2000($0)
end: beq $0, $0, end
```