
Nombre: Brayan Ramirez Benítez

## Compuertas lógicas



## Código VHDL

```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.all;
3 entity mux4to1 is
       port (a, b, c,d : in STD_LOGIC_VECTOR(1 downto 0);
       s : in STD LOGIC VECTOR(1 downto 0);
       y : out STD LOGIC VECTOR (1 downto 0));
 6
7 end mux4to1;
9 architecture mux of mux4to1 is
10 begin
       y(1) \le (a(1) and not s(1) and not s(0)) or
                (b(1) \text{ and not } s(1) \text{ and } s(0)) or
12
13
                (c(1) and s(1) and not s(0)) or
                (d(1) and s(1) and s(0));
14
15
       y(0) \leftarrow (a(0)) and not s(1) and not s(0)) or
                (b(0)) and not s(1) and s(0) or
16
17
                (c(0)) and s(1) and not s(0) or
                (d(0)) and s(1) and s(0);
18
19 end mux;
20
```

## Nombre: Brayan Ramirez Benítez

## Simulaciones

Name A	Value	Sti		- 1	5,0		- 10	ŌΟ ·	1	150	1	200	1	25
± ⊳ a	0	<	0		Xτ			XO_						
<b>⊕</b> ⊳ Ь	0	<	0					XΞ		X0				
± D- C	0	<	0							Xī		_X©		
<b>⊕</b>	1	<	(C									ZŒ		
+ D- S	3	<	0					XΞ		X2		_X3		
<b>⊕</b> -• y	1		(0		χ1									