

Nombre: Brayan Ramirez Benítez

Boleta: 2020630592 = 206359









Diagrama de Estados




Estado	Salida	Secuencial	Display
E0	2	000	1101101
E1	0	001	1111110
E2	6	010	1011111
E3	4	011	1111001
E4	5	100	1011011
E5	9	101	1110011

Estado Actual			Estado Siguiente			Diseño			
Q2	Q1	Q0	Q2*	Q1*	Q0*	D	J	K	T
0	0	0	0	0	1	0	0	X	1
0	0	1	0	1	0	0	1	x	1
0	1	0	0	1	1	0	X	0	1
0	1	1	1	0	0	1	x	1	1
1	0	0	1	0	1	1	0	X	1
1	0	1	0	0	0	0	0	X	1




Link: <https://tinyurl.com/y8feyb8j>






Código y simulación



```
1 LIBRARY IEEE;
2
3 USE IEEE.STD_LOGIC_1164.ALL;
4
5 ENTITY examen2 IS
6
7     PORT( clk, clear : IN STD_LOGIC;
8           Q : OUT STD_LOGIC_VECTOR(6 downto 0));
9
10 END examen2;
11
12 ARCHITECTURE behavior OF examen2 IS
13
14     SIGNAL Q_aux : STD_LOGIC_VECTOR(2 downto 0) := "000";
15
16 BEGIN
17     PROCESS (clk, clear)
18     BEGIN
19         IF (clear = '1') THEN
20             Q_aux <= "000";
21         ELSIF ((clk'EVENT) AND (clk = '1')) THEN
22             Q_aux(2) <= ((NOT Q_aux(2)) AND (Q_aux(1)) AND (Q_aux(0))) OR ((Q_aux(2)) AND (NOT Q_aux(1)) AND (NOT Q_aux(0)));
23             Q_aux(1) <= ((NOT Q_aux(2)) AND Q_aux(0)) AND (NOT Q_aux(1)) OR ((NOT (NOT Q_aux(2)) AND Q_aux(0)) AND Q_aux(1));
24             Q_aux(0) <= ((NOT Q_aux(2)) OR (NOT Q_aux(1))) XOR Q_aux(0);
25         END IF;
26
27         CASE Q_aux IS
28             WHEN "000" =>
29                 Q <= "1101101";
30             WHEN "001" =>
31                 Q <= "1111110";
32             WHEN "010" =>
33                 Q <= "1011111";
34             WHEN "011" =>
35                 Q <= "1111001";
36             WHEN "100" =>
37                 Q <= "1011011";
38             WHEN "101" =>
39                 Q <= "1110011";
40             WHEN OTHERS => Q <= "1101101";
```



```
27         CASE Q_aux IS
28             WHEN "000" =>
29                 Q <= "1101101";
30             WHEN "001" =>
31                 Q <= "1111110";
32             WHEN "010" =>
33                 Q <= "1011111";
34             WHEN "011" =>
35                 Q <= "1111001";
36             WHEN "100" =>
37                 Q <= "1011011";
38             WHEN "101" =>
39                 Q <= "1110011";
40             WHEN OTHERS => Q <= "1101101";
41         END CASE;
42     END PROCESS;
43
44 END behavior;
```

Compilation successful.
genvhdl -s 1164_VHDL -i "examen2brb.vhd"
Running: batnova -v -f -lstd_logic examen2brb
genvhdl completed
Done.

