

INSTITUTO POLITÉCNICO NACIONAL



ESCUELA SUPERIOR DE CÓMPUTO

INGENIERIA EN SISTEMAS COMPUTACIONALES

MATERIA: DISEÑO DE SISTEMAS DIGITALES
PROFESOR: TESTA NAVA ALEXIS


PRESENTA:
RAMIREZ BENITEZ BRAYAN

GRUPO: 2CV18

ACTIVIDAD 4

CIUDAD DE MEXICO MARZO DE 2021

Realizar en Falstad y HDL el diseño de los registros: Entrada Serie - salida Serie (Con JK)



Enlace: https://tinyurl.com/yhrdpeyj

```
P42 [Device - PALCE22V10-25PC/PI] - Galaxy - [P42.vhd]
                                                                                                      _ 8
File Edit View Format Project Compile Templates Bookmarks Tools Window Help
                                                                                                      _ 8
 □ 😅 🖩 🗿 🐰 भ 🛍 🥌 🞒 桶 🐃 😘 準 車 匪 蟹 📗 🛧 💠 😍 👺 😝 🔽 🛺 📗 🗆 🤻
                                1 LIBRARY IEEE;
 ⊡--- F Source Files - Project: P42
                                2 USE IEEE.STD_LOGIC_1164.ALL;
    PD.vhd
P42.vhd
Rom Files
                                3
                                4 ENTITY SP IS
                                5 PORT (clk, J, K, clear : in std_logic;
                                             Q : OUT STD_LOGIC);
                                7 END SP;
                               9 ARCHITECTURE BEHAV OF SP IS
                               10
                                      SIGNAL JK, JKO, JK1, JK2, JK3: STD_LOGIC_VECTOR (1 downto 0);
                               12
                                     SIGNAL QO, Q1, Q2, Q3, Q4 : STD_LOGIC;
                               13
                               14 BEGIN
                                     JK <= J&K;
                               15
                                     JKO <= QO \in (NOT QO);
                               16
                               17
                                     JK1 <= Q1&(NOT Q1);
                               18
                                     JK2 <= Q2 \& (NOT Q2);
                                     JK3 <= Q3&(NOT Q3);
                               19
                              20
                               21
                                     PROCESS (clear, clk)
                              22
                                              IF (clear = '1') THEN
                              23
                                                  Q1 <= '0';
                               24
                               25
                                              ELSIF ((clk'EVENT) AND (clk = '1')) THEN
                              26
                                                  CASE JK IS
                                                     WHEN "00" => Q0 <= Q0;
                               27
                                                      WHEN "01" => Q0 <= '0';
                              28
                               29
                                                      WHEN "10" => Q0 <= '1';
                                                      WHEN OTHERS => QO <= NOT QO;
                              30
                                                  END CASE:
                              31
                               32
                                                  CASE JKO IS
                              33
                                                      WHEN "00" => Q1 <= Q1;
                              34
                                                      WHEN "01" => Q1 <= '0';
                               35
                                                      WHEN "10" => Q1 <= '1';
                              36
                              37
                                                      WHEN OTHERS => Q1 <= NOT Q1;
                                                  END CASE:
                              38
```


```
40
                                                 CASE JK1 IS
                                                      WHEN "00" => Q2 <= Q2;
                             41
                             42
                                                      WHEN "01" => Q2 <= '0';
                             43
                                                      WHEN "10" => Q2 <= '1';
                                                      WHEN OTHERS => Q2 <= NOT Q2;
                             44
                             45
                                                 END CASE:
                             46
                                                 CASE JK2 IS
                             47
                                                      WHEN "00" => Q3 <= Q3;
                             48
                                                      WHEN "01" => Q3 <= '0';
                             49
                                                      WHEN "10" => Q3 <= '1';
                             50
                                                      WHEN OTHERS => Q3 <= NOT Q3;
                             51
                                                 END CASE:
                             52
                             53
                             54
                                                 CASE JK3 IS
                                                      WHEN "00" => Q4 <= Q4;
                             55
                                                      WHEN "01" => Q4 <= '0';
                             56
                                                      WHEN "10" => Q4 <= '1';
                             57
                             58
                                                      WHEN OTHERS => Q4 <= NOT Q4;
                             59
                                                  END CASE;
                             60
                             61
                                             END IF:
                             62
                                    END PROCESS;
                             63
                                    Q <= Q4;
                             64 END BEHAV;
               6 0...
🖺 S... 🔼 Hi..
                          P42.vhd
                                     P4.vhd
                                                 PD.vhd
  WARP done.
  Compilation successful.
 genvhdl -s 1164_VHDL -i "PD.vhd"
  Running: batnova -v -f -lstd logic PD
 genvhdl completed
 Name A
                                            171,518 ns <sup>200</sup>
  ъj
                       <= 1
               1
  o- K
               0
                       <= 0
  -o Q
               1
  r dk
               1
                       Clock
                  Stimulators
                                                                    ? ×
                  Signals Hotkeys Predefined
                   Signals:
                                        Stimulator type:
                                                       Strength:
                   Name

✓ clk

✓ K
                                                     ▼ Override
                               Туре
                                        Value
                                                                    ▼
                                Clock
                                        Force value:
                                <= 0
                                <= 1
                                        1
                                                    \blacksquare
                   Display paths
                                           Apply
                                                                  Close
                              1
                                                                                                 ) 4 0 )
waveform2 /
   0:38, viernes, 26 de marzo de 2021
   Simulation has been initializedSelected Top-Level: SP (BEHAV)
   " KERNEL: stopped at time: 60 ns
```

KERNEL: stopped at time: 120 ns
 KERNEL: stopped at time: 180 ns
 KERNEL: stopped at time: 280 ns
 KERNEL: stopped at time: 380 ns
 KERNEL: stopped at time: 480 ns

Entrada Serie - salida Paralelo (Con JK) de 5 bits.



Enlace: https://tinyurl.com/yzh73dag

```
New P42 [Device - PALCE22V10-25PC/PI] - Galaxy - [PD2.vhd]
                                                                                                      _ 8
File Edit View Format Project Compile Templates Bookmarks Tools Window Help
                                                                                                      _ 8
                            科羽觜等車筐筐 │ ↑ ♥ ♥ ※ ※ 9 ▼ 10 □ ?
 1 LIBRARY IEEE;
 ⊡ --- | Source Files - Project: P42
                               2 USE IEEE.STD_LOGIC_1164.ALL;
   PD2.vhd
PD.vhd
P42.vhd
Rom Files
                               3
                               4 ENTITY SP IS
                               5
                                     PORT (clk, J, K : in std_logic;
                               6
                                             Q : OUT STD_LOGIC_VECTOR (4 downto 0));
                               7 END SP;
                               8
                               9 ARCHITECTURE BEHAV OF SP IS
                              10
                              11
                                     SIGNAL JK, JKO, JK1, JK2, JK3: STD LOGIC VECTOR (1 downto 0);
                                     SIGNAL Q_aux : STD_LOGIC_VECTOR (4 downto 0);
                              12
                              13
                              14 BEGIN
                                     JK <= J&K;
                              15
                                     JKO <= Q_aux(0)&(NOT Q_aux(0));</pre>
                              16
                                     JK1 <= Q_aux(1)&(NOT Q_aux(1));
                              17
                              18
                                     JK2 \ll Q aux(2) & (NOT Q aux(2));
                                     JK3 <= Q_aux(3)&(NOT Q_aux(3));
                              19
                              20
                              21
                                     PROCESS (clk)
                              22
                                         BEGIN
                              23
                                             IF ((clk'EVENT) AND (clk = '1')) THEN
                              24
                                                  CASE JK IS
                              25
                                                      WHEN "00" => Q \ aux(0) <= Q \ aux(0);
                                                      WHEN "01" => Q_aux(0) <= '0';
                              26
                                                      WHEN "10" => Q_aux(0) <= '1';
                              27
                              28
                                                      WHEN OTHERS => Q_aux(0) <= NOT Q_aux(0);
                              29
                                                  END CASE;
                              30
                                                  CASE JKO IS
                              31
                              32
                                                      WHEN "00" => Q_aux(1) <= Q_aux(1);
                              33
                                                      WHEN "01" => Q_aux(1) <= '0';
                                                      WHEN "10" => Q_aux(1) <= '1';
                              34
                                                      WHEN OTHERS => Q_aux(1) <= NOT Q_aux(1);
                              35
                              36
                                                  END CASE:
                              37
                                                  CASE JK1 IS
                              38
```

