Nombre: Brayan Ramirez Benítez

Boleta: 2020630592 = 206359






Diagrama de Estados


Estado	Salida	Secuencial	Display
E0	2	000	1101101
E1	0	001	1111110
E2	6	010	1011111
E3	4	011	1111001
E4	5	100	1011011
E5	9	101	1110011

Estado Actual			Estado	Estado Siguiente		Diseñ	Diseño			
Q2	Q1	Q0	Q2*	Q1*	Q0*	D	J	K	Т	
0	0	0	0	0	1	0	0	Х	1	
0	0	1	0	1	0	0	1	Х	1	
0	1	0	0	1	1	0	Х	0	1	
0	1	1	1	0	0	1	Х	1	1	
1	0	0	1	0	1	1	0	X	1	
1	0	1	0	0	0	0	0	Х	1	



Link: https://tinyurl.com/y8feyb8j





Código y simulación

```
😝 Source Files - Project: exam
   examen2brb.vhd
                                      3 USE IEEE.STD_LOGIC_1164.ALL;
                                      5 ENTITY examen2 IS
                                              PORT( clk, clear : IN STD_LOGIC;
                                                         Q : OUT STD_LOGIC_VECTOR(6 downto 0));
                                    10 END examen2;
                                    11
                                    12 ARCHITECTURE behavior OF examen2 IS
                                             SIGNAL Q_aux : STD_LOGIC_VECTOR(2 downto 0):= "000";
                                    14
                                    15
                                    16 BEGIN
                                             PROCESS (clk, clear)
                                    17
                                    18
                                                   BEGIN
                                                         IF (clear = '1') THEN
   Q_aux <= "000";
ELSIF ((clk'EVENT) AND (clk = '1')) THEN</pre>
                                    19
                                    20
                                                               Q aux(2) <= ((MOT Q aux(2)) AND (Q aux(1)) AND (Q aux(0))) OR ((Q aux(2)) AND (NOT Q aux(1)) AND (NOT Q aux(0)));
Q aux(1) <= ((NOT Q aux(2) AND Q aux(0)) AND (NOT Q aux(1))) OR ((NOT (NOT Q aux(2) AND Q aux(0))) AND Q aux(1));
Q aux(0) <= ((NOT Q aux(2)) OR (NOT Q aux(1))) XOR Q aux(0);
                                    22
                                    23
                                                         END IF:
                                    25
                                    26
                                                         CASE Q_aux IS
                                                               WHEN "000" =>
                                    28
                                                                    Q <= "1101101";
                                    29
                                                               WHEN "001" =>

Q <= "1111110";

WHEN "010" =>
                                    31
                                    32
                                                               Q <= "1011111";
WHEN "011" =>
                                    34
35
                                                                    Q <= "1111001";
                                                               WHEN "100" =>
Q <= "1011011";
                                    37
                                    38
                                                               WHEN "101" =>
                                    39
                                                                     Q <= "1110011";
                                                               WHEN OTHERS => Q <= "1101101";
                                    40
```

```
27
                                               CASE Q aux IS
                              28
                                                    WHEN "000" =>
                              29
                                                         Q <= "1101101";
                              30
                                                    WHEN "001" =>
                              31
                                                         Q <= "1111110";
                                                    WHEN "010" =>
                              32
                                                         Q <= "1011111";
                              33
                              34
                                                    WHEN "011" =>
                                                        Q <= "111100<mark>1</mark>";
                              35
                                                    WHEN "100" =>
                              36
                              37
                                                         Q <= "1011011";
                                                    WHEN "101" =>
                              38
                              39
                                                         Q <= "1110011";
                                                    WHEN OTHERS => Q <= "1101101";
                              40
                              41
                                               END CASE:
                              42
                                      END PROCESS:
                              43
                              44 END behavior;
               🛅 O...
🖺 S...
      🔼 Hi...
                           examen2brb.vhd
```

Compilation successful.
genvhdl -s 1164_VHDL -i "examen2brb.vhd"
Running: batnova -v -f -lstd_logic examen2brb
genvhdl completed
Done.

