Examen 1: Brayan Ramirez Benitez

Instrucciones. Una vez terminado el Examen adjuntar en un PDF sus respuestas (imágenes, links de simulaciones, capturas de pantalla, codigovhd,etc.).

Con base en el siguiente circuito, resuelva lo que se pide.







Fig.1


1.-Realice el cronograma de tiempos correspondiente al diagrama lógico de la Fig.1



2.-Realice el circuito en Falstad y simule el correcto funcionamiento. (adjuntar el link y capturas de pantalla del circuito realizado, individual).







3.-Diseñar el circuito en HDL funcional (adjuntar código VHD en txt. Capturas del código, compilación y simulaciones)

```
P42 [Device - PALCE22V10-25PC/PI] - Galaxy - [PD2.vhd]
                                                                                                           _ 8
File Edit View Format Project Compile Templates Bookmarks Tools Window Help
                                                                                                           _|8
  || 🗅 🚅 🖫 💋 | 🕹 🛍 📵 | 🐴 🐃 😘 🏗 窪 筐 篋
                                                         || 🌣 🔸 | 😌 😤 🛎 🖯 | 🏧 || 🗀 🤻
                       = ▼ ×
                                  1 LIBRARY IEEE:
     Source Files - Project: P42
                                  2 USE IEEE.STD_LOGIC_1164.ALL;
      P42.vhd
PD.vhd
PD2.vhd
                                  4 ENTITY SP IS
                                        PORT (clk, clear, J, K : in std_logic;
                                  5
       - Rom Files
                                                 Q : OUT STD_LOGIC_VECTOR (4 downto 0));
                                  7 END SP;
                                  8
                                 9 ARCHITECTURE BEHAV OF SP IS
                                 10
                                        SIGNAL JK : STD_LOGIC_VECTOR (1 downto 0);
                                 11
                                        SIGNAL RES : STD_LOGIC_VECTOR (3 downto 0);
                                 12
                                 13
                                        SIGNAL Q_aux : STD_LOGIC_VECTOR (4 downto 0);
                                 15 BEGIN
                                        JK <= J&K;
                                 16
                                 17
                                        RES <= Q_aux(0)&Q_aux(1)&Q_aux(2)&Q_aux(3);
                                 18
                                        PROCESS (clk, clear)
                                 19
                                            BEGIN
                                 20
                                                 IF (clear = '1') THEN
                                 21
                                 22
                                                     Q aux <= "00000";
                                                 ELSIF ((clk'EVENT) AND (clk = '1')) THEN
                                 23
                                                     CASE JK IS
                                 2.4
                                                         WHEN "00" => Q_aux(0) <= Q_aux(0);
                                 25
                                 26
                                                          WHEN "01" => Q aux(0) <= '0';
                                                         WHEN "10" => Q_aux(0) <= '1';
WHEN OTHERS => Q_aux(0) <= NOT Q_aux(0);
                                 27
                                 28
                                 29
                                                     END CASE:
                                 30
                                                     IF (Q aux(0) = '0') THEN
                                 31
                                                         Q_aux(1) <= Q_aux(0);</pre>
                                 32
                                                     ELSIF (Q_aux(0) = '1') THEN
                                 33
                                 34
                                                         Q aux(1) <= not Q_aux(0);
                                                     END IF:
                                 35
                                 36
                                 37
                                                     Q_aux(2) <= Q_aux(1);
                                 38
```

