
## **Design of Finite State Machines**

## Steps involved in designing FSMs

- 1. Understand the description of the system. Usually, a timing diagram is helpful to consider different scenarios.
- 2. Construct the state/output table or the state diagram corresponding to the description.
- **Minimize number of identified states** (optional, not required). The idea of minimization is to identify *equivalent states*. A pair of equivalent states can be replaced by a single state.

Two states S1 and S2 are equivalent if and only if two conditions are true:

- 1. S1 and S2 must produce the same values at the state-machine output(s).
- 2. For each *input combination*, S1 and S2 must have either the same next state or equivalent
- 4. State Assignment: Choose state variables to represent the states in the state table. For n states, the minimum number of variables you need is equal to  $\lceil \log_2 n \rceil$ . You may end up with *unused states*.
  - *Minimal risk*: Assumes the machine may get into unused states, and for any input combination, the unused states go to the "initial" state.
  - *Minimal cost* Assumes the machine will never enter an unused state. The next-state entries of the unused states can be marked as "don't-cares."
- **5.** Assign binary codes to state variable. Examples: counting order, one-hot, almost one-hot, decomposed, ...
  - Counting order: Simplest coding, however, it does not always lead to the simplest excitation equations, output equations, and or simplest logic circuits.
  - One-hot: uses one bit per state. Therefore, it may require more number of state variables than the minimum ( $\lceil \log_2 n \rceil$ ). This approach usually leads to short excitation equations, since each FF must be set to 1 for transitions into only one state. But it also requires more number of FF than the minimum number.
  - Almost One-hot: uses the "none-hot" combination for the initial state.
  - Gray Code: one state variable changes on each state transition.
  - Decomposed: see Pages 463-464 in the textbook.






- **6.** Substitute states in the state/output table with their assigned binary codes, to build the transition table.
- 7. Find FF characteristics equations, excitation and output equations. K-Maps could become useful here. If you use D FFs for state memory (the case in this course), you can easily obtain the excitation equations from the transition equations.
- 8. Draw the logic diagram.



**Example:** Design a state machine with two inputs, A and B, and a single output Z. Z is 1 if:

- A had the same value at each of the two previous clock ticks, or
- −B has been 1 since the last time that the first condition was true

Step 1: Understand the description of the system.



Step 2: Construct the state/output table or the state diagram corresponding to the description.

**INIT:** When the system powers up. The output Z will be 0 in this state.

Got A = 0 on the previous tick,  $A \neq 0$  on the tick before that, and  $B \neq 1$  at some time since the previous pair of equal A inputs. The output Z will be 0 in this state.

A1: Got A = 1 on the previous tick,  $A \ne 1$  on the tick before that, and  $B \ne 1$  at some time since the previous pair of equal A inputs. The output Z will be 0 in this state.


**OK:** Got a pair of equal A inputs (0,0 or 1,1) on the previous two ticks. The output Z will be 1 in this state.

*Note:* When the system goes to OK state, it remains in the OK state if 1) *A remains constant*, or, 2) B=I. For the system to know if A has remained constant (when  $B \neq 1$ ), it needs to know its previous value of A. Therefore, we need to have two situations for the OK state:

**OK0** the system got to this state with A0.


**OKA:** the system got to this state with A1.

INIT, Ap, AI, okd, oki



With these states, we can construct the state/output table:

		AB	)		7
S	00	01	10	11	
INIT	AO	AO	AI	A۱	0
AO	oko	oko	AI	Al	
	Ao	AG	oki	okl	0
Αl	·	01/ O	A١	oKI	1
ako	ako	OKO	111	-141	1
OKI	AB	OKO	oKI	akı	1
9131					1
		Sy	F		





**Step 3: Minimize number of identified states (optional)** 

		A B					
Meaning	S	00	01	11	10	Z	
Initial state	INIT	A0	Α0	A1	A1	0	
Got a 0 on A	A0	OK00	OK00	A1	A1	0	4 +
Got a 1 on A	A1	<b>A</b> 0	A0	OK11	OK11	0	-) equivalent
Got 00 on A	OK00	OK00	<b>OK00</b>	OKA1	A1	15	- lequit
Got 11 on A	OK11	A0	OKA0	OK11	OK11		
OK, got a 0 on A	OKA0	OK00	OK00	OKA1	A1	1	</td
OK, got a 1 on A	OKA1	AO	OKA0	OK11	OK11	1	- Requirelest
S*							equivalent Stades
							States

Step 4: State Assignment: Choose state variables to represent the states in the state table.







**Example:** A "sequence recognizer" has one input X and one output Z. It has Reset applied to the direct reset inputs on its flip-flops to initialize the state of the circuit to all zeros. The circuit is to recognize the occurrence of the sequence of bits 1100 on X by making Z equal to 1 when the previous three inputs to the circuit were 110 and current input is a 1) Otherwise, Z equals 0.

