# Digital Logic

#### Dov Kruger

Department of Electrical and Computer Engineering Rutgers University

September 19, 2024





# Introduction to Digital Logic

- Digital signals: 0 and 1
- Basis for all digital electronics
- Implemented using logic gates
- Combines signals to perform tasks



# Why Digital?

- With an analog signal, difficult to distinguish signal and error
- With digital, a little noise can be ignored
- Digital signals are easier to store and process using computers
- Error detection and correction are more feasible with digital signals
- Digital systems are more scalable and compatible with modern technology



# Combinatorial Logic Overview

- Output depends on input values
- No memory elements
- Built from basic gates
- Used in arithmetic and control circuits



# Noise in Digital Signals

- Digital signals have noise
- Noise doesn't affect logic as long as it doesn't flip a bit
- Signal integrity depends on thresholds



# Ringing and State in Digital Signals

- Digital is an abstraction
- Real-life signals have rise/fall time
- Ringing occurs after transitions
- Signal settles into a stable state





## Trend in Voltage Levels

- Earliest digital: vaccum tubes (100V+)
- Early microprocessors: 5V
- Modern processors: 1.1V 1.3V
- Power reduction with increased circuit density




# Historical Voltage Levels

Computer	Year	Tech	Voltage	Size	Number of Devices	Power
ENIAC	1945	Tubes	150V - 300V	5 - 10cm	18, 000 tubes	150kW
IBM 7090	1959	Transistors	6V - 12V	1-2cm	5, 200	50kW
Cray-1	1976	IC	15V	$5\mu m$	10, 000 ICs	115kW
Intel 4004	1971	PMOS	15V	$10\mu m$	2,300	1W
Intel 8086	1978	NMOS	5V	$3\mu m$	29,000	2W
Pentium	1993	CMOS	3.3V	800nm	$3.1x10^6$	10W
Core i7-920	2008	CMOS	1.1V - 1.2V	45nm	$731x10^6$	95W
Core i7-7700K	2017	CMOS	1.2V	14nm	$1.2x10^9$	91W
Core i9-9900K	2020	CMOS	1.2V	14nm	$19x10^9$	125W
Apple M1	2020	CMOS	0.8V - 1.1V	5nm	$16x10^9$	15W
AMD Ryzen 9	2023	CMOS	0.8V - 1.1V	3nm	$16x10^9$	170W
Apple M4	2024	CMOS	0.7V - 1.0V	3nm	$25x10^9$	12W



#### **NOT Gate**



#### Boolean Algebra: $\overline{A}$


Α	$  \overline{A}  $
0	1
1	0

It's hard to type the overline so there are other notations

$$\overline{A} = A' = A'$$



#### **OR** Gate




Boolean Algebra: A+B

Α	В	<b>A</b> + B
0	0	0
0	1	1
1	0	1
1	1	1





#### **OR** Gate




#### Boolean Algebra: $A \cdot B$

Α	В	AB
0	0	0
0	1	1
1	0	1
1	1	1



# **XOR Gate**




#### **Boolean Algebra:** $A \oplus B$

Α	В	<b>A</b> ⊕ <b>B</b>
0	0	0
0	1	1
1	0	1
1	1	0





#### **NAND** Gate




#### Boolean Algebra: $\overline{A \cdot B}$

Α	В	$  \overline{A \cdot B}  $
0	0	1 1
0	1	1
1	0	1
1	1	0



## **NOR Gate**



**Boolean Algebra:**  $\overline{A+B}$ 


Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0





## 74LS Gate Sourcing Current

- 74LS gate can only source 0.4 mA
- Insufficient current for bright LED operation
- LED will barely glow due to limited current






Schematic showing 74LS gate sourcing an LED

## 74LS Gate Sinking Current

- 74LS gate can sink up to 16 mA
- Sufficient current to drive an LED partially




Schematic showing 74LS gate sinking an LED





# Tying Outputs Together

- You cannot wire together the outputs of two gates
- If the outputs are different values, it will create a short circuit
- This can damage the gates or other components





## Boolean Expression: A + BC + A'C'

## Truth Table (Empty)

Α	В	С	Output
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	



# Boolean Expression Solution: A + BC + A'C'

#### Truth Table (Filled)

A	В	С	Output
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1




# Verilog Bitwise Operations

```
• & : AND
 I : OR
 ^ : XOR
 ": Bitwise NOT
module bitwise operations;
    reg [3:0] a = 4'b1010;
    reg [3:0] b = 4'b1100;
    reg [3:0] and_result = a \& b;
    reg [3:0] or _{result} = a \mid b;
    reg [3:0] xor result = a \hat{b};
    reg [3:0] not_result = \sim a;
endmodule
```



#### AND Gate Identities

$$A \cdot 1 = A$$
  $A \cdot 0 = 0$   $A \cdot A = A$   $A \cdot \overline{A} = 0$ 




#### Schematic for AND Gate Identities



#### **OR** Gate Identities

$$A+1=1$$
  $A+0=A$   $A+A=A$   $A+\overline{A}=1$ 




Schematic for OR Gate Identities



#### XOR Gate Identities

$$A\oplus 1=\overline{A}\quad A\oplus 0=A\quad A\oplus A=0\quad A\oplus \overline{A}=1$$



#### Schematic for XOR Gate Identities




## DeMorgan's Laws

DeMorgan's First Law:

$$\overline{A\cdot B}=\overline{A}+\overline{B}$$

DeMorgan's Second Law:

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$



# Timing Hazards

- Timing delays can cause unexpected transient behavior.
- Steady-state analysis may miss potential glitches.
- A hazard occurs when a glitch is possible in a circuit.


#### Types of Hazards:

- Static-1 Hazard
- Static-0 Hazard
- Dynamic Hazard




#### Static-1 Hazard

- Occurs with two input combinations that:
  - Differ in only one input variable
  - Both produce a 1 output
- A momentary 0 (glitch) can occur during the transition.




#### Static-0 Hazard

- Occurs with two input combinations that:
  - Differ in only one input variable
  - Both produce a 0 output
- A momentary 1 (glitch) can occur during the transition.



# Finding Static Hazards with Karnaugh Maps





#### Hazard-Free Circuit



# Dynamic Hazard

- Possibility of output changing multiple times
- Result of a single input transition
- Occurs with multiple paths
- Different delays from input to output

