# SystemVerilog Quick Reference

For Beginning Digital Logic Students

### Data Types

```
Nets: wire, tri (connect modules)
Vars: logic (4-state: 0,1,X,Z), reg (4-state: 0,1,X,Z),
bit (2-state: 0,1)
Ints: int (32b), shortint (16b), longint (64b), byte
```

Vectors: logic [7:0] a; (8-bit, MSB=7, LSB=0) Arrays: logic [3:0] mem [0:15]; (16 words  $\times$  4 bits)

# 4-State Values (0,1,X,Z)

**0:** Logic low (ground)

1: Logic high (VDD)

X: Unknown/undefined (conflict or uninitialized)

**Z:** High-impedance (tri-state, floating)

### Examples:

```
logic a = 1'b0; // 0
logic b = 1'b1; // 1
logic c = 1'bx; // X (unknown)
logic d = 1'bz; // Z (high-Z)
// Z is used for tri-state buffers:
assign bus = enable ? data : 1'bz;
```

### Literals

4'b1010 (binary), 8'h3F (hex), 12'd25 (decimal) 1'bx (unknown), 1'bz (high-Z)

# **Keywords**

module, input, output, wire, logic, assign always\_comb, always\_ff, initial, if, else case, for, while, begin, end

# Module Template

```
module name (
 input logic a, b,
```

# Testbench Template

```
module name_tb;
 logic a, b, y;
 name dut(.a(a), .b(b), .y(y));
   a=0; b=0; #10;
   a=1; #10;
   $finish:
 initial
   $monitor("a=%bub=%buy=%b", a,b,y);
```

### Operators with Examples

```
Bitwise: a & b (AND), a | b (OR), \tilde{a} (NOT), a \hat{b}
(XOR), a ^{\prime} b (XNOR)
Logic: a && b (AND), a | | b (OR), !a (NOT)
Arithmetic: a + b, a - b, a * b, a / b, a % b, a
Comparison: a == b, a != b, a < b, a <= b, a > b,
Case: a === b (4-state), a !== b (4-state)
Shift: a << 2 (left), a >> 2 (right), a <<< 2 (arith-
metic left), a >>> 2 (arithmetic right)
Rotate: \{a[6:0], a[7]\} (rotate right), \{a[0],
```

Concatenation: {a,b}, {4{a}} (replicate) Conditional: sel ? a : b

### Simulation Tasks

a[7:1]} (rotate left)

\$display("format", vars) - print once \$monitor("format", vars) - print on change \$writememb("file", array) - write to file \$readmemb("file", array) - read from file \$time, \$finish

### Timing & Delays

Simulation delays: #10: (10 time units)

```
c1k = 0:
forever #5 clk = "clk:
```

#### Testbench timing:

```
#10 a = 1; // Wait 10 units, then set a=1
#5 b = 1; // Wait 5 more units, set b=1
#10 $finish;
```

### iverilog Commands

```
iverilog -o exe prog.sv - compile
iverilog -g2012 prog.sv - SystemVerilog
vvp exe - run simulation
gtkwave dump.vcd - view waveforms
```

# **Always Blocks**

```
always_comb - combinational
always_ff @(posedge clk) - sequential
always Q(*) - legacy combinational
always @(posedge clk or negedge rst) - with re-
set
```

### Control Flow Statements

#### if-else:

```
if (condition) begin
 // statements
end else if (condition2) begin
 // statements
```

#### case:

```
case (sel)
 2'b00: y = a;
 2'b01: y = b;
 2'b10: y = c;
 default: y = 0;
```

### for loop:

for (int i = 0; i < 8; i++) begin

```
while (count > 0) begin
  count = count - 1;
  // other statements
end

repeat:

repeat (8) begin
  clk = "clk;
```

#5:

# Always Block Examples

#### **Combinational:**

```
always_comb begin
  if (sel == 2'b00)
   y = a;
  else if (sel == 2'b01)
   y = b;
  else
  y = c;
end
```

#### Sequential:

```
 \begin{tabular}{ll} always\_ff & @(posedge clk) & begin \\ if & (rst) \\ & q < 0; \\ else \\ & q <= d; \\ end \\ \end{tabular}
```

#### With Reset:

```
always_ff @(posedge clk or negedge rst_n) begin
if (!rst_n)
   q <= 0;
else
   q <= d;
end</pre>
```

# Common Errors & Debugging

### Blocking vs Non-blocking:

```
// WRONG - blocking in sequential
always_ff @(posedge clk)
q = d; // Use <= instead
// CORRECT
always_ff @(posedge clk)</pre>
```

### Incomplete sensitivity lists:

```
// WRONG - missing signals
always @(a or b) // missing c
y = a & b & c;

// CORRECT - use always_comb
always_comb
y = a & b & c;
```

### Undriven signals:

```
// WRONG - output not driven output logic y; // y never assigned
```

# Vivado vs iverilog

iverilog: iverilog -g2012 -o exe file.sv
Vivado: Use \*.sv extension, add to project

iverilog: vvp exe to run

Vivado: Run simulation in GUI or vivado -mode

batch

iverilog: gtkwave dump.vcdVivado: Built-in waveform viewer

### File Extensions & Naming

**Design files:** \*.sv (SystemVerilog)

Testbenches: \*\_tb.sv

Examples: and\_gate.sv, and\_gate\_tb.sv Module names: Match filename (case-sensitive)

### Tips

- Use logic not reg
- Separate testbench from design
- ullet Use meaningful signal names
- Comment your code
- Test incrementally
- $\bullet$  Use <= for sequential, = for combinational
- Always use begin/end with control statements
- $\bullet$  Check for undriven outputs
- Use always\_comb instead of manual sensitivity lists
- Initialize variables to avoid X states