Laboratory 2: Analysis and Synthesis of Combinational Circuits

Learning Objectives

- Learn the basics of Verilog
- Synthesize simple combinational circuits
- Analyze simple combinational cirucits
- Use of minimization approaches
- Timing hazards

In this lab, you will apply circuit minimization techniques to design and assemble simple combinational circuits. You also learn to work with Xilinx Vivado to synthesize and simulate circuits.

The theoretical background required for this lab are

- Boolean algebra
- Karnaugh maps
- Minimization approaches
- Detecting and eliminating timing hazards

1. Pre-Lab

For the prelab, you are asked to syntehsize, simulate and analyze logic functions. Additionally you are asked to use Vivado and present the Register Transfer Logic (RTL) diagram and the timing diagram with all the possible combinations for the inputs.

1.1 Synthesis of A Simple Combinational Circuit

Consider the following logic function

$$F(A, B, C, D) = \sum(1,3,5,6,7,14).$$

1.1.1. Circuit Minimization

1. Derive the Karnaugh map for function $F(A, B, C, D)$. Include this in your prelab report.
2. Find the minimal sum-of-product for $F(A, B, C, D)$. Include this in your prelab report.
3. Draw the NAND-NAND implementation of this function. Include the diagram in your prelab report.
4. Complete the truth table for function $F(A, B, C, D)$. Include the completed table in your prelab report.

1.1.2 Verilog and Simulation

1. Follow the instructions described "**Vivado-How to Run.pdf**" to run Vivado.

2. Create a Verilog file (*.v). Use the following instructions to create and synthesize your circuit for implementing function $F(A, B, C, D)$.

   a. Click on "Create Project"

   b. Click "Next"

   c. Enter the name of the project and click "Next"



d. Choose RTL Project and check “Do Not Specify Resources at this time”. Click “Next”.



e. Choose the default part as shown in the screenshot below. You do not need to make any changes on this page. Click “Next”



f. Click “Finish”. This will create your project in Vivado.

g. You will see the following screen after creating your project. Click on “Add Sources”. This is highlighted in the following screenshot.



h. The following prompt appears. Select “Add or Create design sources”. Click “Next”.



i. Click on “Create File”.



j. Name your file “fn_f” and choose Verilog as file type. Click OK.



k. Click Finish to add the source to your project.



l. Click ok to define the module.



m. Locate the source "fn_f" in the project. Open "fn_f" by double clicking on the module.



3. Copy and paste the following code in “fn_f” source.

```
`timescale 1ns / 1ps

module fn_f( input wire a, input wire b, input wire c, input wire d, output wire f);

   wire na, nd, a1, a2,a3;

   not #(10) (na,a);
   not #(10) (nd,d);
   and #(10) (a1,na,d);
   and #(10) (a2,nd,c);
   and #(10) (a3,a2,b);
   or  #(10) (f,a3,a1);

endmodule
```



4. Run Synthesis from the flow navigator.

s



5. Open the elaborated design under the RTL analysis tab. Submit the Elaborated design schematic diagram with your prelab report. This diagram will contain the schematic for the function $F(A, B, C, D)$ in the form of inverters, AND and OR gates. Include this diagram in your prelab report. How many gates are used for the implementation of this function?



6. Create a simulation file in Vivado and use the following code for running the simulation for each possible combinations of the input. The detailed instructions can be found below.

```
`timescale 1ns / 1ps

module f_sim(
    );

    reg a;
    reg b;
    reg c;
    reg d;

    wire f;

    fn_f myfunc(a,b,c,d,f);

    initial
    begin

    { a,b,c,d } = 4'd0;
    # 100 { a,b,c,d } = 4'd1;
    # 100 { a,b,c,d } = 4'd2;
    # 100 { a,b,c,d } = 4'd3;
    # 100 { a,b,c,d } = 4'd4;
    # 100 { a,b,c,d } = 4'd5;
    # 100 { a,b,c,d } = 4'd6;
    # 100 { a,b,c,d } = 4'd7;
    # 100 { a,b,c,d } = 4'd8;
    # 100 { a,b,c,d } = 4'd9;
    # 100 { a,b,c,d } = 4'd10;
    # 100 { a,b,c,d } = 4'd11;
    # 100 { a,b,c,d } = 4'd12;
    # 100 { a,b,c,d } = 4'd13;
    # 100 { a,b,c,d } = 4'd14;
    # 100 { a,b,c,d } = 4'd15;

    end
endmodule
```

a. Click on “Add Sources” from the Flow Navigator.



b. Choose “Add or create simulation sources”. Click “Next”.



c. Name the file “f_sim” and Choose Verilog as the file type.



d. Click “Finish” to add the simulation file to the project.



e. Click OK to define the module.



f. Locate the source “f_sim” and paste the provided code.



7. Simulate the testbench and obtain the timing diagram which demonstrates each of the possible input combinations along with the corresponding output. Click on "Run Simulation" from the flow navigator and choose "Run Behavioral Simulation". Run the simulation for at least 2 µs. Include the waveform in your prelab report.



8. There is a timing hazard in the circuit. Identify when it occurs. Discuss in your prelab report.

1.2 Analysis of A Simple Combinational Circuit

Consider the circuit shown below, that generates the Boolean function $H(A, B, C, D)$. Find the Boolean expression for this function, and complete the truth table. Include these in your prelab report.



A	B	C	D	$H(A, B, C, D)$
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

2.Experiments

2.1 Synthesizing A Hazard-free Circuit

1. Build the ICOD that you used in Lab1. Check that the ICOD on your breadboard is working properly, by toggling each of the input pins from logic '0' (GND) to logic '1' (5V), and from logic '1' (5V) to logic '0' (GND).
2. Use the Karnaugh map to find a version of $F(A, B, C, D)$ that does not have timing hazard. Let's name this function $G(A, B, C, D)$.
3. Draw the NAND-NAND implementation of $G(A, B, C, D)$.
4. Implement the timing hazard free circuit $G(A, B, C, D)$.
5. Connect the A, B,C, and D inputs to four switches, and the output $G(A, B, C, D)$ to a display unit (LED). Generate all possible inputs listed in the truth table, and verify that the output follows the logic function listed in the truth table. If it doesn't, practice to find the issue and debug the circuit.
6. Show your TA the circuit and verify some truth table values in his/her presence.

A	B	C	D	G(A, B, C, D)
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

2.2 Analyzing A Combinational Circuit

1. Implement the circuit $H(A, B, C, D)$ using the ICs available in the lab.
2. Connect the A, B,C, and D inputs to four switches, and the output $H(A, B, C, D)$ to a display unit (LED). Set the inputs B and C to logic "0" and complete the table below. Show your circuit and the completed table to your TA.

A	D	H(A, 0,0, D)
0	0	
0	1	
1	0	
1	1	

3. Lab 2 Report

Your report for Lab 2 should include the following:

- your prelab report with all the materials requested.

- Karnaugh maps and logic diagram for function $G(A, B, C, D)$. Discussion on how you made the circuit free of timing hazards.

- Images of the circuits that you implemented to realize functions $G(A, B, C, D)$ and $H(A, B, C, D)$.

Additional Resources for Verliog and Vivado

The Following resources have been posted on Canvas :

i. Vivado Tutorial.pdf
ii. Vivado-How to Run.pdf
iii. FPGA Compiler.pdf
iv. Intro to Verilog.pdf
v. Verilog_Reference_Guide.pdf