SYNOPSYS®
Predictable Success

Confirma™

The Next Era of Rapid Prototyping

Verification Is Not Getting Any Easier

- **The Dominant Cause For Silicon Re-spins**
  - Functional errors
  - Bug count increasing exponentially with design size
  - Need to test with live stimulus



- **Software Content Is Increasing Dramatically**
  - Sufficient performance is key



Source: IBS,2008

"Our biggest challenge in SoC development is software."

"Software cost is over 60% of the total cost of system design."

Software-Differentiated Hardware Era



"Phone differentiation used to be about radios and antennas and things like that. We think, going forward, ***the phone of the future will be differentiated by software***."

Steve Jobs
CEO, Apple
http://online.wsj.com/article/SB121842341491928977.html

Performance Matters

Enabling System Validation And Software Development



Confirma Product Positioning



SYNOPSYS®
Predictable Success

Confirma

Defining The Next Era In Rapid Prototyping

Traditional Prototype



+ Compact
+ Affordable
+ Fast

- Manual
- Difficult debug

Confirma

Complete Prototyping

Traditional Emulator

- Big
- Expensive
- Slow

+ Automated
+ Easy debug

Prototyping Made Easy

- **System Solutions**
  - Single point for hardware and software support
  - Tightly Integrated Confirma Platform
- **High Performance**
- **Flexible Hardware**
  - Configurable
  - Over 30 daughter boards
  - Reuse for multiple projects
- **Over 500 companies worldwide**
- **Over 2000 boards shipped**

HAPS

High-performance ASIC Prototyping System



We Offer Real World IO

Common boards support both HAPS and CHIPit



At-speed Connections to Real-world Interfaces Enable Realistic Validation

HAPS-60 Family

CAPACITY

HAPS-61

Up to 4.5M gates

HAPS-64

Up to 18M gates

HAPS-62

Up to 9M gates

HAPS Concept



The size of a daughter board is strictly specified. There are no "wasted" connectors on the motherboard.

HSTDM (High Speed TDM)



The Solution To Rent's Rule

  - Number of pins = t * (Design Size) ^ p
    - ASIC 1.2 M gates – 253 pins
    - 2 FPGAs – 610K gates/FPGA – 322 pins
- Each FPGA on a HAPS 6X board has a 4.5 M gate capacity – No partitioning needed (For this case)!
- < 2800 flexible I/Os available on HAPS 64 boards for either ASIC I/O or interconnect.
- High Speed Pin Multiplexing using Xilinx ISERDES/OSERDES available if you need it!

HAPS Configuration – An example



Universal Multi-Resource Bus (UMRbus)

Functionalities & Use Modes



What It Is

- High-performance, low-latency communication bus
- Connections to every FPGA, memories, registers, etc.

Customer Benefits

- Remote prototype management
- Application-level programming
- Co-simulation
- Transaction-based verification

FAST UMRBus

Co-simulation

HAPS Features

- Supports VCS (and other simulators)
- Off-line debug with VCS
- Interactive debug with Identify Pro
- Built on UMRBus

Customer Benefits

- Easy transition from simulation to prototype
- Re-use existing regression tests
- Validate prototype implementation
- Continue verification in hardware



CO-SIMULATION

Transaction-based Verification

HAPS Features

- Industry-standard SCE-MI 2.0 support
- Uses transaction-based testbenches (C/C++/VCS/Innovator)
- VMM-HAL support
- Built on UMRBus

Customer Benefits

- Up to 10,000x faster than simulation*
- Interface to live devices
- Re-use existing regression tests
- Accurate modeling
- Leverage prototype hardware earlier



* Appropriate testbench required

TBV

Solutions Overview

Provide industry leading FPGA Implementation, High Level Design, and Hardware Assisted Verification solutions



FPGA Implementation

- **Synplify Pro®**
  Advanced FPGA Synthesis
- **Synplify® Premier**
  Graph-Based Physical Synthesis
- **Identify®**
  RTL Debugger

High-Level Synthesis

- **Synplify® DSP**
  DSP Implementation for FPGAs and ASICs

Confirma™ ASIC/ASSP Verification Platform

- **Certify®**
  Multi-FPGA ASIC Prototyping
- **Synplify® Premier**
  Single-FPGA ASIC Prototyping
- **Identify® Pro**
  With TotalRecall™ Full Visibility Technolgoy
- **HAPS™**
  High-Performance ASIC Prototyping System™
- **CHIPit® Manager**
  Implementation & Co-verification for CHIPit Hardware Products
- **CHIPit® Platinum & Iridium Edition**
  Automated Prototyping Systems

Certify Multi-FPGA Partitioning



Partition Tree View

Partition Info View

Partition View

Impact Analysis

RTL View

Connectivity Matrix

Identify Instrumentor



- Automatically displays signals and branches
- Control sampling & triggering on each node
- State Machine Triggering
- Provides area estimate of debug resources
- Automate with TCL scripts

Identify Debugger



- Dynamically sets trigger values
- Displays captured data symbolically
- Tabbed view of multiple clock regions
- Multiple debuggers per scan chain supported
- Full TCL scripting

SYNOPSYS®
Predictable Success

Accelerating Hardware Prototype Development

Chuck Cruse
Prototype/Emulation Team Lead

LSI Prototyping System – HAPS 34



SYNOPSYS®
Predictable Success

Hardware Prototypes Provide

- “Real World” exercise of RTL
- Hardware/Software integration vehicle
- Detection and debug of subtle system-level “Real Time” problems
- Specification verification amongst various compatible products
- Customer demo

Issues for the Hardware Prototype

- Must hit a narrow window of opportunity
- Delays in the development of the prototype reduce effectiveness
- Visibility of internal signals, while improving, remains a challenge
- Quick turnaround of incremental changes improving, but could be better

Moving Up the Food-Chain

- In the past, FPGA-specific RTL has been simulated in order to demonstrate basic functionality before downloading bitstreams into the lab.
- For the future, the hope is that this approach could be expanded to include Virtual Platforms

Design Example



Future Feasibility Study



SYNOPSYS®

Additional Product Development Goals

- Retain the benefits of software simulation
  - Cycle-accuracy will suffer, but the hardware prototype will catch these issues
- Begin hardware/software integration very early in the development process
- Hardware/software effort will be more transparent when “crossing over” from the virtual world to the hardware prototype
  - Hardware prototypes always resulted in a “step function” effort
  - “Step function” effort should reduce when the virtual platform is incorporated

End-Of-Day Benefits

- Reduced spins of the design
- Much faster chip-evaluation when silicon arrives
  - Software ready to go
  - Integration/System-Engineering team already up to speed on the device
- Effective widening of the pre-silicon testing window

SYNOPSYS®
Predictable Success

HAPS 52 Debug Demo