Altium Designer Essentials Training with Altium 365







Altium Designer

Essentials Training with Altium 365

Module 25: PCB Design Rule Checks (DRCs)









Software, documentation and related materials:

Copyright © 2024 Altium LLC

All rights reserved. You are permitted to use this document provided that (1) the use of such is for personal use only and will not be copied or posted on any network computer or broadcast in any media, and (2) no modifications of the document are made. Unauthorized duplication, in the whole or part, of this document by any means, mechanical or electronic, including translation into another language, except for brief excerpts in published reviews, is prohibited without the express written permission of Altium LLC. Unauthorized duplication of this work may also be prohibited by local statute. Violators may be subject to both criminal and civil penalties.

TRADEMARKS

ACTIVEBOM®, ActiveRoute®, A365™, Altium 365®, Altium Concord™, Altium Concord Pro™, Altium Designer®, AD™, Altium NEXUS®, Altium OnTrack™, Altium Vault®, Autotrax®, Camtastic®, Ciiva™, CIIVA SMARTPARTS®, CircuitMaker®, CircuitStudio®, Common Parts Library™, Concord™, Concord Pro®, Draftsman®, Dream, Design, Deliver®, DXP™, Easytrax®, EE Concierge®, Fearless HDI™, Geppetto®, Gumstix®, Learn, Connect, Get Inspired™, NanoBoard®, NATIVE 3D™, OCTOMYZE®, Octopart®, OnTrack™, Overo®, P-CAD®, PCBWORKS®, PDN Analyzer™, Protel®, Situs®, SmartParts™, Upverter®, X2®, XSignals® and their respective logos are trademarks or registered trademarks of Altium LLC or its affiliated companies. All other registered or unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.







Table of Contents

Mod	ule 25: PCB Design Rule Checks (DRCs)	3	
1 Pu	Purpose		
2 Sh	2 Shortcuts		
3 Pr	3 Preparation		
4 H	4 Health Check Information		
5 Design Rule Check		7	
6 PC	5 PCB Rules and Violations Panel		
7 Resolving Violations		12	
7.1	Un-Routed Net Constraint	12	
7.2	Component Clearance Constraint	14	
7.3	Waive Violations - Un-Routed Net Constraint: Via	17	
7.4	Solder Mask Violations	17	







Module 25: PCB Design Rule Checks (DRCs)

1 Purpose

In this exercise, students will learn how to properly inspect, check the health and resolve violations using the Health Check, the Design Rule Check as well as the PCB Rules and Violations panel.

Running a Design Rule Check (DRC) in Altium Designer is a crucial step in the PCB design process. The DRC is a comprehensive set of rules and checks that help ensure the integrity, manufacturability, and reliability of the printed circuit board (PCB).

2 Shortcuts

Shortcuts used when working with Module 25: PCB Design Rule Checks (DRCs)

T » D	Design Rule Check
T » M	Reset Error Markers
T » P	Preferences







3 Preparation

- 1. Close all existing projects and documents.
- 2. Next, create a Copy / Clone of the Training Project Module 25 PCB Design Rule Checks (DRCs).
- 3. Select File » Open Project... to open the Open Project dialog.
- 4. Enable the folder view button
- 5. Navigate to the predefined Training Project: Module 25 PCB Design Rule Checks (DRCs) (Top\Projects\Altium Designer Essentials Training Course\...).
- 6. Select Open Project as Copy... Open Project As Copy...
- 7. At the new dialog *Create Project Copy:*
 - a) Add your name to the project name: Module 25 PCB Design Rule Checks (DRCs) [Your Name].
 - b) Add a description: Altium Essential Training Module 25 [Your Name].
 - c) Open the Advanced section.
 - d) Select the Ellipsis Button from the **Folder** configuration to open the *Choose Folder* Dialog.
 - i) Select the folder with your name: Project\For Attendees\[Your Name].
 - ii) Select OK.
 - e) Change the Local Storage path if needed.
 - f) Select **OK** to create the copy.
- 8. Wait until Altium Designer creates the copy of the project and opens the project in the *Projects* panel; this can take up to 1 minute.

Hint: For details how to Copy / Clone the predefined training project see Module 9 Making the Connection, Step 3 Preparation.







4 Health Check Information

- 9. Open the PCB from the Project panel.
- 10. A health check is performed automatically when the PCB document is opened. Anytime during the design process, you can run a specific check manually by right-clicking it in the list and selecting the **Run Check** command or run all enabled checks by clicking the **Check All** button at the bottom of the list, Figure 1.
 - a) Open the *Properties* panel, button **Panel** at the lower right side of the workspace and select the tab *Health Check*.
 - b) Use the switch **Show issues only** to reduce the list.



Figure 1. Health Check information for the PCB

- 11. The Health Check reports two issues that could be fixed automatically.
 - Zero Area Region
 - Shelved / Modified Polygons





- 12. Select the issue Zero Area Region
 - a) Select the issue to jump to the Board Area where the Zero Area Region exist, Figure 2. You will not see the Zero Area Region.




Figure 2. PCB Health Check with reported Issue

- b) Clear the masking with **Shift+C** and change back to the *Properties* panel with Health Check tab selected.
- c) Click on **Fix Issue** to automatically remove the Zero Area Region.
- 13. Select the remaining Issue *Shelved/ Modified Polygons* and click on **Fix Issue** to restore and repour the Polygons.

Question: Think about other ways how you could find / list that Zero Area Region.





5 Design Rule Check

- 14. Go to **Tools » Design Rule Check...** to open the *Design Rule Checker*.
 - a) Enable the Create Report File and Create Violations options.
 - b) Click the **Run Design Rule Check...** button as shown in Figure 3.




Figure 3. Design Rule Checker

- 15. If the Messages panel appears, feel free to close it for now.
- 16. The *Design Rule Verification Report* should generate showing the number and the type of violations, as shown in Figure 4.



Altıum.

Figure 4. Rule violations in the report file





- 17. Scroll down to the *Rule Violations* section to see the violated rules.
 - a) Un-Routed Net Constraint
 - b) Minimum Solder Mask Sliver
 - c) Silk to Solder Mask
 - d) Component Clearance Constraint

Note: By default, the **Design Rule Verification Report** will show a maximum of 500 violations. This can be changed (increased or decreased) in the *DRC Report Options* before running the report.

18. Click on the first violation under the *Un-Routed Net Constraint* list in the report as shown in Figure 5. It should then open the PCB document and navigate to the violating area, which is near component IOS2 / UI1.

Un-Routed Net Constraint: Net IOB 3 Between Pad IOS2-4(805mil,3690mil) on Multi-Layer And Pad UI1-4(1427.834mil,3665mil) on Top Layer Un-Routed Net Constraint: Net IOB 4 Between Pad IOS2-5(705mil,3690mil) on Multi-Layer And Pad UI1-5(1427.834mil,3615mil) on Top Layer Un-Routed Net Constraint: Net IOB 5 Between Pad IOS2-6(605mil,3690mil) on Multi-Layer And Pad UI1-6(1427.834mil,3565mil) on Top Layer Un-Routed Net Constraint: Net IOB 6 Between Pad IOS2-7(505mil,3690mil) on Multi-Layer And Pad UI1-7(1427.834mil,3515mil) on Top Layer Un-Routed Net Constraint: Via (1440.668mil,196.066mil) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned. Un-Routed Net Constraint: Via (3724.132mil,196.066mil) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned. Un-Routed Net Constraint: Via (3724.132mil,196.066mil) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned. Un-Routed Net Constraint: Via (3724.132mil,196.066mil) from Top Layer to Bottom Layer Dead Copper - Net Not Assigned.

Figure 5. Violation List for Un-Routed Net Constraint Rule







6 PCB Rules and Violations Panel

19. Instead of using the report to navigate through the violations, we will use the *PCB Rules and Violations* panel while in the PCB. While in the Module 25 PCB Design Rule Checks (DRCs). PcbDoc, click the **Panels** button Panels and select the *PCB Rules and Violations* panel as shown in Figure 6.



Figure 6. Opening the PCB Rules and Violations panel

20. This would open the *PCB Rules and Violations* panel. Dock this panel to the left or right of the workspace as shown in Figure 7.




Figure 7. PCB Rules and Violations panel

Altıum.



21. Click on the **Component Clearance Constraint** violation in the panel, as shown in Figure 8. The order of these violations may be different for you.




Figure 8. Component Clearance Violation

22. We would like our view to be zoomed into the violation, as well as mask the rest of the PCB to improve the visibility of the violation. In the *PCB Rules and Violations* panel, change the highlight options from **Normal** to **Mask** and enable the **Zoom** option as shown in Figure 9.




Figure 9. Mask control in the PCB Rules and Violations panel

23. Your zoom can be adjusted by clicking on the **Magnify** button and adjusting the slider to your zoom preference as shown in Figure 10.




Figure 10. Adjust zoom level





24. Left-click on the **Component Clearance Constraint violation again** from *Violations* list. The workspace should zoom to the violating primitives and mask the rest of the board except for the primitives shown in Figure 11.




Figure 11. Violating components in the PCB

- 25. Enable the **Select** checkbox from the top of the *PCB Rules and Violations* panel and select the violation again. Notice that the violating primitives will now be selected.
- 26. To clear all the masks and selection, click the **Clear** button from the *PCB Rules and Violations* panel or hit **Shift+C** on the keyboard.







7 Resolving Violations

Instead of running all the rules from the Design Rule Check window as described in the previous section, we can run selected design rules from the *PCB Rules and Violations* panel.

27. Scroll down and right-click on **Un-Routed Net Constraint** in the *Rule Classes* section of the *PCB Rules and Violations* as shown in Figure 12.

7.1 Un-Routed Net Constraint

28. Click on the **Run DRC Rule Class (Un-Routed Net Constraint)** option from the popup menu to run the Design Rule Check.




Figure 12. Rule Classes in the PCB Rules and Violations panel

29. Four (4) violations will be listed at the bottom of the *PCB Rules and Violations* panel in the *Violations* section as shown in Figure 13.




Figure 13. Un-Routed Net violations







30. In the *Violations* pane of the panel, click on any violation in the list to jump to component IOS2. One of the pads from IOS2 should be highlighted along with one pad of component UI1, and the rest of the board is masked similar to Figure 14.




Figure 14. Highlighted violations

- 31. Next, we will shelf the polygon in the area of the missing connections, this will make it easier to route the missing connections.
 - Feel free to skip this step to see the behavior if you route inside an existing polygon; based on the Preference settings like **Repour Polygons After Modification**.
 - a) Press the Clear Button or use **Shift+C** to clear the masking.
 - b) Left click on the Top Layer GND polygon to select it.
 - c) **Right Click » Polygon Actions » Shelve Selected**. This will make it easier to see the routing you will do in the next step.
- 32. Since this is an **Un-Routed Net Constraint** violation, we will resolve it by routing a trace from the highlighted pad of UII to the highlighted pad of IOS2 with **Route » Interactive Routing**. Clearing the selection with **Shift+C** may help you see the route better.
- 33. Repeat the previous steps for the other three (3) Un-Routed Net Constraint violations in the *PCB Rules and Violations* panel. Ensure you have enough clearance for the rest of the connections to be routed.
- 34. After you're finished routing the 4 connections, restore the Polygon from the **Tools » Polygons** menu.
- 35. If needed, repour the polygon by going to **Tools » Polygon Pours » Repour All**. The polygon will then look similar to Figure 15. Your polygon may repour automatically if that *Preference* option is enabled.
- 36. Rerun the check **Run DRC Rule Class (Un-Routed Net Constraint).** No Violation will be reported after you routed the connection.




Figure 15. Routed nets with the repoured polygons





7.2 Component Clearance Constraint

- 37. Go to Tools » Design Rule Check... and click Run Design Rule Check... .
- 38. The *Design Rule Verification Report* should now show eight (8) rule violations as shown in Figure 16.




Figure 16. Design Rule report

- 39. Back in the PCB, select the **Component Clearance Constraint** rule class from the *Rule Class* section, to view its 3 rules and the Component Clearance Violation <20mil as shown in Figure 17.
- 40. Double-click on the rule named "Component Clearance" with the Scope **All All**. The Edit PCB Rule Component Clearance window should open. The order of these rules may vary for you.




Figure 17. Component Clearance rule class





- 41. Notice the **Minimum Horizontal Clearance** is set at 20mil as shown in Figure 18.
- 42. Click **OK** to close the window.




Figure 18. Editing the Component Clearance design rule

- 43. Let's resolve this violation by creating a new component clearance rule.
- 44. Open the Design Rules menu **Design » Rules**, add a new **Placement Component Clearance** Rule, see Figure 19.




Figure 19. Placement Rule





45. Use Figure 20 as reference to add the information required.




Figure 20. Where The First Object Matches

- a) Change the name to: ComponentClearance J3 J4
- b) Change the Minimum Horizontal Clearance to 10mil.
- c) From the **Where The First Object Matches** section, select **Component** from the drop-down list, and then select **J3** from the second dropdown list.
- d) Repeat this for the **Where The Second Object Matches** section, do the same as above and select **J4**, see Figure 21.




Figure 21. Where The Second Object Matches

- 46. The new rule just added will now take a higher priority than all other rules, as it is the latest rule added to the *Component Clearance* rules.
- 47. Select **OK** and close the *PCB Rules and Constraints Editor*.







7.3 Waive Violations - Un-Routed Net Constraint: Via

- 48. Run the **Design Rule Check...** again from the **Tools** menu. The Design Rule Check should now indicate seven (7) violations.
- 49. Return to the PCB document. Select **[All Rules] from the** *Rule Class* section to view the seven (7) remaining violations.
- 50. Group select the four violations, Un-Routed Net Constraint: Via The four Vias act as Mounting Holes in this PCB.
- 51. We will accept these Violations by right mouse click on the violations to open the *Waive Selected Violation* dialog with the *Waived Violation Info* option and enter details like shown in Figure 23.




Figure 22. Waive a Violation

7.4 Solder Mask Violations

- 52. Return to the PCB Rules and Violations panel. Select **[All Rules] from the** *Rule Class* section to view the three (3) remaining violations.
- 53. Select each of the violations to see different primitives highlighted near the same pad as shown in Figure 23.




Figure 23. Remaining violations





- 54. Open the Preferences and navigate to *PCB Editor branch and open the Interactive Routing page*.
- 55. Activate the option **Component re-route**, as shown at Figure 24.
- 56. Close the Preferences with OK.




Figure 24. Preferences with active Component re-route

- 57. Make the Top Layer the active layer from the layer bar.
- 58. Click the **Clear** button from the *PCB Rules and Violations* panel.
- 59. Move component C5 to the left so that it is no longer overlapping the violating pad of Reg1 as shown in Figure 25.





Figure 25. Move C5 to resolve violations

60. Altium start an automatic Re-route from Pad 1 of component C5 to the **GND** Pad that it was just connected to so that it looks similar to Figure 25. Feel free to first Shelf the Polygon.





- 61. If needed, repour the polygon by going to **Tools » Polygon Pours » Repour All**. Your polygon may repour automatically if that *Preference* option is enabled.
- 62. Run the **Design Rule Check** again and ensure there are 0 violations.
- 63. The Report will now include the four waived violations, see Figure 26.




Figure 26. Report with Waived Violation

- 64. Save all documents using File » Save All.
- 65. Save the modifications to the server:
 - a) At the *Project* panel, next to the Project name you find the command **Save to Server** Save to Server •.
 - b) Select Save to Server.
 - c) At the dialog Save [Project Name].
 - i) Add the comment Module 25: PCB Design Rule Checks (DRCs) [Add Your Name] Finished.
 - ii) Select OK.
- 66. When ready, close the project and any open documents, Window » Close All.



Altium Designer Essentials Training with Altium 365



Congratulations on completing the Module!

Module 25: PCB Design Rule Checks (DRCs)

from

Altium Designer Essentials Training with Altium 365

Thank you for choosing **Altium Designer**



