### CS2022

#### Overflow

- When we use fixed size Register for arithmetic operands there is the hazard at each micro-ops of overflow.
- ▶ If Register R stores an n-bit 2's compliment number, then:

$$-2^{n-1} \le R \le 2^{n-1}-1$$


Note the asymmetry, so even negation can cause overflow, e.g.

$$R \leftarrow -2^{n-1}$$
 then  $R \leftarrow -R \Rightarrow OVERFLOW$ 




▶ We can detect overflow for all the previous operations simply by recording the status bits C = Carry and V = Overflow (see section 3.10 I Mano and Kime).

$$K_1: C \leftarrow C_n, V \leftarrow C_n \oplus C_{n-1}$$





► This then is the basis for the adder-subtractor on the next page which uses control input X to select addition and X for subtraction.



# CS2022 Logic Micro-operations

The aim here is to provide an effective set of bit-wise functions. A typical basic set follows:

Symbolic micro-op

Description

R0 ← R1

Logical bitwise NOT (1's compliment)

R0 ← R1 ∧ R2 Logical bitwise AND (clears bits)

R0 ← R1 ∨ R2 Logical bitwise OR (sets bits)

R0 ← R1 ⊕ R2 Logical bitwise XOR (complements bits)

#### CS2022

∧ And ∨

▶ George Bode Prof. Of mathematics in UCC introduced the notation '^' and 'v' in 1854, and they are used in Register Transfer (RT) notation if it is necessary to distinguish addition from logical OR. For example:

$$K_1 + K_2 : R1 \leftarrow R2 + R3, R4 \leftarrow R5 \lor R6$$

Logical OR

Logical OR

addition

► The OR micro-ops will always use ∨.

# CS2022 Shift Micro-operations

These provide lateral bitwise shift which are essential for many basic arithmetic algorithms e.g. multiplication division ,


square root...

▶ The minimal set is:

$$R \leftarrow \text{sr } R \equiv R_i \leftarrow R_{i+1} \text{ i=0, } n-2, R_{n-1} \leftarrow 0$$

$$R \leftarrow \text{sl } R_i \leftarrow R_{i-1} \text{ i=1, } n-2, R_0 \leftarrow 0$$

# 52022 Logical Shifts These are logical shifts and from them you can develop variants which handle the end bits differently, e.g. arithmetic shift, rotates... Please see table 9-5 in Mano and Kime. CS2022, 3rd Lecture, Part II, Dr. M. Manzke, Page: 8



# CS2022 Transfer with Multiplexer

The if-then else control structure, when applied to identity micro-ops, results in the destination register requiring selective access to two different source registers.

If 
$$(K_1=1)$$
 then  $R0 \leftarrow R1$   
else if  $(K_2=1)$  then  $R0 \leftarrow R2$ 

 $K_1: R0 \leftarrow R1, \overline{K_1}K_2: R0 \leftarrow R2$ 

### CS2022 Two Sources - One Destination

- ► To route two sources to one destination we can use a 2:1 MUX with control input S, data input D0 ∧ D1, and R0 must have a load control LOAD<sub>R0</sub>.
- ► From the RT description we deduce the following functions for these control inputs.

LOAD<sub>R0</sub> = 
$$K_1 + \overline{K_1}K_2 = K_1 + K_2$$
  
S =  $K_1 \Rightarrow D1 = R1 \land D0 = R2$ 

