
# CS2022 Register Transfer


- Describing large-scale processor activity.
- To discuss digital systems of this scale and level of complexity we need a number of descriptive tools.
- ▶ For example:
  - a) Circuit schematics highlight the circuit components and their connectivity.





K


b) Timing diagrams highlight the detailed time sequence of transfer between registers.



The transfer R2 <-r1 occurs at the end of K<sub>1</sub>

# CS2022 State Diagram

c) State diagrams highlight the modes of operation and their



When the system is synchronous we normally omit the clock

specification.

## CS2022 Register Transfer Specification

- Source Register
- Destination Register
- Operation to be applied
- Condition or control function under which the transfer will occur.
  - We assume synchronous operation and omit the clock

Operation

K1: R2 <- R1

Control Function

Source Register


**Destination Register** 

# CS2022 Building Register-Transfer Statements

1 - 2000		1 1 4 2 2 10 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
Symbol(s)	Description	Examples
Letters and Numerals	Denote Registers	AR, DR, R2, IR
Parentheses	Denote sections of Registers	R2(9), AR(2),R1(7:0)
Arrow	Denotes data transfer	R1<-R2   IR<-DR
Comma	Separates simultaneous transfers	R1<-R2, R3<-AR
Square bracket	s Denote memory addressing	DR<-M[AR] /* a read M[AR]<-DR /* a write

CS2022, 2<sup>nd</sup> Lecture, Part II, Dr. Manzke, Page: 6

## CS2022 VHDL and RTL




## CS2022 Micro-Operation


- A micro-operation is an operation which can be accomplished within a small number of gate propagation delays upon data stored in adjacent registers and memory.
- Those commonly encountered in digital systems divide naturally into four groups
  - Transfer or identity micro-ops copy data, e.g. R1<-R2, DR<-M[AR]</p>
  - Arithmetic micro-ops provide the elements of arithmetic, e.g. R0<-R1+R2
  - ► Logic micro-0ps provide per bit opearation, e.g. R1<-R2 or R2
  - Shift micro-ops provide bit rotations, e.g. R1<-sr R2, R0<- rol R1</p>

#### CS2022

## **Arithmetic Micro-ops**

These are operations which can be accomplished with a full-adder, which, with carry lookahead logic, can be made to deliver a substantial result, e.g. 64-bit in just a few gate delays.





# CS2022Conditioned use of CLA

By conditioning what arrives at A,B,C<sub>i</sub> we can achieve:

1 2 3 4 5 5V +V 9	Symbolic micro-op	CLA Inputs A B	С	Function  S  GALL  S
	R0<-R1+R2	R1 + R2 +	0	Addition
	R0<-R1-R2	R1 + R2 +	1	Subtraction
	R0<-R1+1	R1 + 00 +	1_	TOUNTER TYLX393 14.7456M 14.7456M 14.7456M 14.7456M 14.7456M 14.7456M
	R0<-R1-1	R1 + 11 +	0	Decrement
	R0<-R2	00 + R2 +	. 0	1's Complement
008 A2-0- A1-0- A0-0- PC0-0-	R0<-R2	00 + R2 +	- 1	2's Complement

CS2022, 2<sup>nd</sup> Lecture, Part II, Dr. Manzke, Page: 12

# \$2022 Add &Sub Implementation The first two of these operations may be accomplished by the addition of an XOR gate to the B-input of each full-adder, as show on the next page.

## S202Adder-Subtractor Circuit $B_3$ B<sub>1</sub> $A_0$ $A_2$ $B_2$ $C_2$ FΑ FA FA FA CS2022, 2nd Lecture, Part II, Dr. Manzke, Page: 14