2/5/2019 q1.s

```
1 module fsm (state, odd, even, terminal, pause, restart, clk, rst);
 3 input pause, restart, clk, rst;
 4 output [1:0] state;
 5 output odd, even, terminal;
 6 reg [1:0] state;
 7 reg odd, even, terminal;
8 parameter [1:0] FIRST = 2'b11;
9 parameter [1:0] SECOND = 2'b01;
10 parameter [1:0] THIRD = 2'b10;
11
12 always_ff @(posedge clk or posedge rst) // sequential
13 begin
       if (rst) state <= FIRST;</pre>
14
15
       else
           begin
16
17
           case(state)
           FIRST: if (restart | pause) state <= FIRST;</pre>
18
19
                    else state <= SECOND;</pre>
20
           SECOND: if (restart) state <= FIRST;</pre>
21
                    else if (pause) state <= SECOND;
22
                    else state <= THIRD;</pre>
23
           THIRD: if (!restart & pause) state <= THIRD;
                    else state <= FIRST;</pre>
24
25
           default: state <= FIRST;</pre>
           endcase
26
27
           end
28 end
29 // output logic described using procedural assignment
30 always comb
31
       begin
32
       odd = (state == FIRST) | (state == THIRD);
       even = (state == SECOND);
33
34
       terminal = (state == THIRD) & (restart | !pause);
       end
35
36 endmodule
```