

```
1 module fsm (state, odd, even, terminal, pause, restart, clk, rst);
2
3 input pause, restart, clk, rst;
4 output [1:0] state;
5 output odd, even, terminal;
6 reg [1:0] state;
7 reg odd, even, terminal;
8 parameter [1:0] FIRST = 2'b11;
9 parameter [1:0] SECOND = 2'b01;
10 parameter [1:0] THIRD = 2'b10;
11
12 always_ff @(posedge clk or posedge rst) // sequential
13 begin
14     if (rst) state <= FIRST;
15     else
16         begin
17             case(state)
18             FIRST: if (restart | pause) state <= FIRST;
19                     else state <= SECOND;
20             SECOND: if (restart) state <= FIRST;
21                      else if (pause) state <= SECOND;
22                      else state <= THIRD;
23             THIRD: if (!restart & pause) state <= THIRD;
24                     else state <= FIRST;
25             default: state <= FIRST;
26             endcase
27         end
28 end
29 // output logic described using procedural assignment
30 always_comb
31 begin
32     odd = (state == FIRST) | (state == THIRD);
33     even = (state == SECOND);
34     terminal = (state == THIRD) & (restart | !pause);
35 end
36 endmodule
```