```
1 //~ `New testbench
 2 `timescale 1ns / 1ps
 3
 4 module tb_fsm;
 5
 6 // fsm Parameters
 7 parameter PERIOD = 10
8 parameter FIRST = 12'b000_011_010_1 0 0;
9 parameter SECOND = 12'b001_101_100_0_1_0;
10 parameter THIRD = 12'b010 010 111 1 0 0;
11 parameter FOURTH = 12'b011_110_011_0_1_0;
12 parameter FIFTH = 12'b100_101_010_1_0_1;
13
14 // fsm Inputs
15 reg
        restart
                                               = 0;
         clk
16 reg
                                               = 0;
17 reg
        rst
                                               = 0;
18 reg
        pause
19 reg
        goto_third
                                               = 0;
20
21 // fsm Outputs
22 wire [2:0] out1
23 wire [2:0] out2
                                               ;
24 wire even
25 wire odd
26 wire terminal
27
28
29 initial
30 begin
       forever #(PERIOD/2) clk=~clk;
32 end
33
34
35
36 fsm #(
37
       .FIRST ( FIRST
       .SECOND ( SECOND ),
38
39
       .THIRD ( THIRD ),
       .FOURTH ( FOURTH ),
40
       .FIFTH ( FIFTH ))
41
    u_fsm (
42
43
       .restart
                                 ( restart
                                 (clk
                                                     ),
44
       .clk
45
       .rst
                                 (rst
                                                     ),
46
                                 ( pause
       .pause
                                                     ),
47
       .goto_third
                                 ( goto_third
48
49
       .out1
                                               [2:0]),
                                 ( out1
                                               [2:0]),
50
       .out2
                                 ( out2
51
       .even
                                 ( even
                                                     ),
                                 ( odd
52
       .odd
                                                     ),
53
       .terminal
                                 ( terminal
                                                     )
54);
55
56 initial
57 begin
58
       rst = 1;
59
       #10;
       rst = 0;
```

92 end 93

95

94 endmodule