



Brenna Manning CompArch HW4 Deliverable 1:



OPTION 1:



OPTION 2:



D Flip-Flop wr Enable



1st Enable Logic :

```

always @(posedge clk) begin
    if (wenable) begin
        q = d
    end
end

```

2nd Enable Logic :

```

always @(posedge (clk & wenable))
    q = d;
end

```

Only at positive edge of both

