
Assignment 1

Question 1



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity multiplexer is
  port (
    a : in std_logic;
    b : in std_logic;
    en : in std_logic;
    x : out std_logic_vector(3 downto 0)
    );
end multiplexer;

architecture output of multiplexer is
begin
    x(0) <= 1 when (not a) and (not b) and en else
    x(1) <= 1 when (not a) and b and en else
    x(2) <= 1 when a and (not b) and en else
    x(3) <= 1 when a and b and en else
    x <= "00000";
end output;</pre>
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity comparator is
port (
     a: in std logic vector(7 downto 0);
     b: in std logic vector(7 downto 0);
     agtb: out std logic
end comparator;
architecture output of comparator is
    signal agtb: std logic vector(7 downto 0);
    signal Result: std logic;
begin
end output;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity LED_SWITCH is
port (
     PB: in std_logic;
     LED: out std_logic(3 downto 0)
end LED SWITCH;
architecture output of LED_SWITCH is
begin
   else
end output;
```