# Assignment 2

Brennan McDonald - 8195614

#### **Question 1**


```
LIBRARY IEEE;

use IEEE.STD_LOGIC_1164.ALL;
entity quetsion_1 is

   port(
        a: in std_logic;
        b: in std_logic;
        en: in std_logic;
        y: out std_logic_vector(3 downto 0)
);
end quetsion_1;
architecture arch of quetsion_1 is
begin


   op := a & b;
   case op is

        when "00" => y <= "1000" and en;
        when "01" => y <= "0100" and en;
        when "11" => y <= "0001" and en;
        end case
end arch;
```



#### **Question 2**

## **Question 3**



b)

```
architecture arch of quetsion_3 is
begin
    y <= "0000" when (en = "00") else
        (a - 1) when (en = "01" and a < 0) else
        (a + 1) when (en = "01" and a >= 0) else
        (a + b)
end arch
```

### **Question 4**

```
library ieee;
use ieee.std_logic_1164.all;
entity question_4 is
   port(
       in: in std_logic_vector(3 downto 0);
        op: in std_logic_vector(1 downto 0)
        out: out std_logic
    );
end question_4;
architecture question_4_estr of question_4 is
begin
   case op is
       when "00" =>
           out <= in(0);
            out <= in(1);
        when "10" =>
            out <= in(2);
        when "11" =>
            out <= in(3);
    end case;
end question_4_estr;
```