Digital Systems II - DGD 4

TA Office hours SITE 2021 - 11-1 PM

Incomplete assignments

- According to VHDL code only IF and THEN is required.

Example

According to the following code:

```
process(a,b)

Begin

If (a=b) then

Eq <= '1';

End if

End process</pre>
```

Eq will only be one if a = b.

Any other cases will make EQ retain the original value of EQ.

Fixed:

```
process(a,b)

Begin

If (a=b) then

Eq <= '1';

Else

Eq <= '0';

End if

End process</pre>
```

Another example

```
process(a,b)
begin
    if (a>b) then
        gt <= '1';
    elsif (a=b) then
        eq <= '1';
    else
        lt <= '1';
    end if
end process</pre>
```


Fixed:

```
process(a,b)
begin
    gt <= '0';
    lt <= '0';
    eq <= '0';
    if (a>b) then
        gt <= '1';
    elsif (a=b) then
        eq <= '1';
    else
        lt <= '1';
    end if
end process</pre>
```

Question 1

Draw the conceptual diagram of:

```
☐if (a > b and op="00") then
          y <= a - b;
 4
 5
          z <= a - 1;
 6
         status <= '0';
 7
    else
         y <= b - a;
8
9
          z <= b - 1;
         status <= '1';
10
     end if;
11
12
```



Question 2

Consider the code:

```
∃if (a > b) then
4
          y <= a - b;
5
    Felse
6
          if (a > c)
7
              y <= a - c;
8
          else
              y \le a + 1;
 9
          end if;
10
11
      end if;
12
```

Rewrite the code using two concurrent conditional signal assignments:

```
signal temp1, temp2 : std_logic
tmp1 <= (a-c) when (a>c) else (a+1);
y <= (a-b) when (a>b) else temp1
```

Rewrite it with one concurrent conditional statement:

```
signal temp1, temp2 : std_logic
y <= (a-b) when (a>b) else (a-c) when (a>c) else (a+1);
```


Rewrite using a case statement:

```
temp1 <= '1' when a>b else '0';
temp2 <= '1' when a>c else '0';

case(temp1&temp2) is
   when "00" =>
        y <= a+1;
   when "01" =>
        y <= a-c;
   when "10" =>
        y <= a-b;
   when others =>
        y <= a-b;
end case</pre>
```

Question 7

The following figure shows a parallel-in parallel out right shift register, Part a is the block diagram and part b is the implementation using flip flops and multiplexers



Inputs		Next State				Action
Sh (Shift)	Ld (Load)	Q ₃ +	Q_2^+	Q_1	Q_0^+	
0	0	Q ₃	Q ₂	Q ₁	\mathbf{Q}_0	no change
0	1	D ₃	D_2	D_1	\mathbf{D}_0	load
1	X	SI	\mathbf{Q}_3	\mathbf{Q}_2	\mathbf{Q}_1	right shift