Documentation for CPU Simulators

Brent Seidel Phoenix, AZ

April 3, 2024

This document is @2024 Brent Seidel. All rights reserved.

Note that this is a draft version and not the final version for publication.

Contents

1	Intr	oduction	4
2	Simulators		
	2.1	General	5
		2.1.1 Data Types	5
		2.1.2 Initialization	5
		2.1.3 Loading Data to Memory	6
		2.1.4 Running a Simulation	6
		2.1.5 Variants	7
		2.1.6 Other	8
	2.2		8
	2.3	Example	_
		8080 Family	8
	2.4	68000 Family	9
3	I/O	Devices	10
	3.1		11
	3.2		11
			11
			11
			11
	3.3		11
	ა.ა	DISK IIIterraces	11
4	Con	nmand Line Interface	12
	4.1	Commands	12
	4.2		12

Introduction

This project includes simulators for some existing processors. It can be embedded into other code as a library, or used stand-alone with a command line interpreter. The intent of these simulators are to provide instruction level simulation and not hardware level. Generally, no attempt has been made to count clock cycles - instructions may not not even take the same relative amount of time to execute.

Interfaces are provided to allow the simulator to be controlled by and display data on a simulated control panel (see the Pi-Mainframe (https://github.com/BrentSeidel/Pi-Mainframe) project. These may be stubbed out or ignored if not needed.

Simulators

2.1 General

Several simulators are available for use. Each simulator may also have variation. So, one simulator may provide variations for different processors in a family of processors.

Each simulator is based on an object that derives from the simulator object defined in the BBS.Sim_CPU package. A generic simulator interface is defined with some procedures or functions that must be defined by a specific simulator and some that may be defined, if needed. There are also a number of utility functions that are not expected to be overridden by a specific simulator.

The current design has memory included in the simulator instead of being an external device. Any I/O decoding is also handled inside the simulator. This means that any reading and writing of memory has to be done via routines defined by the simulator.

2.1.1 Data Types

Currently, processors with address and data busses up to 32 bits wide are supported. For the address bus, use the data type addr_bus and for the data bus, use data_bus. These are both defined as a 32 bit unsigned integer. Each simulator may use as many or as few of these bits as are needed. This means that if (as in most cases) a simulator doesn't define a full 4 GB of memory, the external program can try to read or write non-existent memory. This will probably cause an exception.

2.1.2 Initialization

--- Called first to initialize the simulator

```
procedure init(self : in out simulator) is abstract;
```

This should be called once at the beginning of the host program to initialize the simulator. The implementation is up to the simulators and it is possible that some simulators may not need any initialization.

2.1.3 Loading Data to Memory

The main routines for reading and writing simulator memory are:

Its implementation is defined by the simulator. Typically it loads an Intel Hex file or Motorola S-Record file representing a memory image.

2.1.4 Running a Simulation

The start procedure is called first to specify a starting address for program execution.

Then, each instruction is individually executed using the run procedure.

2.1. GENERAL 7

```
Called once per frame when start/stop is in the start
    position and run/pause is in the run position.
procedure run(self : in out simulator) is abstract;
Certain conditions or instruction can cause a simulator to halt. The halted
and continue_proc routines can be used to test for this condition and clear it.
    Check if simulator is halted
function halted (self: in out simulator) return Boolean
   is (False);
    This clears the halted flag allowing processing to
    continue.
procedure continue_proc(self : in out simulator) is null;
From all of this, one can write the core of a simulator as follows:
    A bunch of other stuff including defining some
    simulator as "sim"
begin
   sim.init;
       I/O devices can be added here...
   sim.load("image.hex");
   sim.start(0); -- Start execution at address 0
   while not sim.halted loop
      sim.run;
   end loop;
end
```

2.1.5 Variants

Each simulator can support variants. This enables one simulator to support multiple CPUs in a family. Since the variants supported are unique to each simulator a universal data type cannot be used. Variants are identified by a Natural number. The following routines are used to get the number of variants supported by a simulator, the name of each variant, the currently selected variant, and to select a variant:

```
Called to get number of variants

function variants(self : in out simulator)
    return Natural is (1);

Called to get variant name

function variant(self : in out simulator; v : Natural)
    return String is abstract;

Called to get current variant index

function variant(self : in out simulator)
    return Natural is abstract;

Called to set variant

Called to set variant

procedure variant(self : in out simulator; v : Natural)
    is abstract;
```

2.1.6 Other

A number of other functions are defined to support I/O devices, interfaces with a front panel, and other things. The I/O support routines will be discussed more in chapter 3 on I/O devices.

2.2 Example

The example simulator provides and example of using the simulator object interface. Its primary purpose is to blink the lights in interesting ways in the Pi-Mainframe (https://github.com/BrentSeidel/Pi-Mainframe) project. There are a number of different patterns selectable. Variants are defined for "Copy Switches", "Count", "16-Bit Scan", "16-Bit Bouncer", "Fibonacci Counter", "32-Bit Scan", and "32-Bit Bouncer".

This simulator is unusual in that it has no memory defined, but instead has several registers defined that act as memory. When reading or writing memory, the address is ignored and the value returned depends on the pattern (variant) selected.

2.3 8080 Family

The 8080 simulator has variants defined for the 8080, 8085, and Z-80 processors. Only the 8080 and 8085 are currently implemented. The Z-80 is for future development. These are 8 bit processors with an 8 bit data bus and a 16 bit

address bus. In addition to a memory bus, these processors also include an I/O bus with 8 bit I/O port addressing.

Currently, the 8080 family does not have interrupts enabled or memory mapped I/O. These may be added at some time in the future.

2.4 68000 Family

The 68000 simulator has variants defined for the 68000, 68008, 68010, and CPU32. Only the 68000 and 68008 are currently implemented. The 68010 and CPU32 are for future development. Internally, these are 32 bit processors with 32 bit data and 32 bit address busses. The external address and data bus sizes depend on the variant selected.

The interrupt code is interpreted with the low order bits (7-0) representing the vector number and the next 8 bits (15-8) representing the priority. Interrupts with vectors that match internally defined exception vectors are ignored. Thus only interrupt vectors in the range 25-31 and 64-255 are processed.

I/O Devices

Each I/O device is based on an object that derives from the io_device object defined in the BBS.Sim_CPU package. A generic I/O device interface is defined with some procedures or functions that must be defined by a specific I/O device and some that may be defined, if needed. There are also a number of utility functions that are not expected to be overridden by a specific I/O device.

To be used by a simulator, an I/O device must first be attached to the simulator using the attach_io routine.

Many of the I/O devices will have an initialization routine specific for that device. Since this may have device specific parameters, it can't be defined as part of the io_device object.

Along with attaching the I/O device to the simulator, the base address needs to be set in the I/O device object. The value for base in this routine should match the value for base_addr in the attach_io routine. Bad things may happen if they don't match.

The I/O device read and write functions are called by the simulator when an

3.1. CLOCK 11

address within the devices address range is accessed. Note that the address range starts at the base_addr specified in the attach_io call and extends through the number of addresses specified in the getSize function. If needed, the simulator can query the I/O device for its base address using the getBase function. If a device needs to do DMA or interrupt a simulator, the setOwner procedure must be called first to give the device a reference to the simulator. For interrupts, the setException routine is used to define a long value that the device passes to the simulator on exception.

If a device does not use interrupts, this routine can be declared as null.

3.1 Clock

3.2 Serial Ports

Serial ports provide a way to provide a terminal interface to a simulator. Unlike real serial ports, output buffering is done by the host operating system and it is not obvious to the I/O device if the output has been completed or not. As a result, currently no status is set or interrupts generated on output. The output is assumed to complete instantly.

3.2.1 Basic Serial Port

The basic serial port was developed in early testing to send output to and get input from the terminal controlling the simulator. It worked well enough to test some initial concepts, but has been superseded by the single line telnet port.

3.2.2 Single Line Telnet Port

3.2.3 Multi-Line Telnet Port

3.3 Disk Interfaces

Command Line Interface

- 4.1 Commands
- 4.2 Lisp Programming