## Users's Manual for CPU Simulators

Brent Seidel Phoenix, AZ

July 30, 2024

This document is ©2024 Brent Seidel. All rights reserved.

Note that this is a draft version and not the final version for publication.

# Contents

1	Introduction           1.1 License			
2	How To Obtain         2.1 Dependencies            2.1.1 Ada Libraries          2.1.2 Other Libraries			
3	sage Instructions 9			
	API Description         4.1 General       16         4.1.1 Data Types       16         4.1.2 Initialization       16         4.1.3 Loading Data to Memory       1         4.1.4 Running a Simulation       1         4.1.5 Variants       1         4.1.6 Other       1         4.2 Example       1         4.3 8080 Family       1         4.4 68000 Family       1         I/O Devices       1			
6	5.1 Clock       1.         5.2 Serial Ports       1.         5.2.1 Basic Serial Port       1.         5.2.2 Single Line Telnet Port       1.         5.2.3 Multi-Line Telnet Port       1.         5.3 Disk Interfaces       1.         Command Line Interface       1.         6.1 Commands       1.         6.2 Lisp Programming       1.			
	6.2.1 Go			

Users's	Manual	for
CPU Si	mulator	S

### CONTENTS

623	Int-state	18
	Last-out-addr	
6.2.5	Last-out-data	18
6.2.6	$\label{eq:Memb} Memb \ \dots $	18
6.2.7	$\operatorname{Meml} \ \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$	19
6.2.8	$\label{eq:Memw} \text{Memw } \dots $	19
6.2.9	$Num\text{-reg} \ldots \ldots \ldots \ldots \ldots \ldots$	19
6.2.10	Override-in	20
6.2.11	$\label{eq:reg-val} \text{Reg-val}  \dots $	20
6.2.12	Sim-init	20
6.2.13	Sim-load	20
6.2.14	$Sim\text{-step} \dots \dots$	21
6.2.15	Examples	21
Bibleography		22

## Introduction

This project includes simulators for some existing processors. It can be embedded into other code as a library, or used stand-alone with a command line interpreter. The intent of these simulators are to provide instruction level simulation and not hardware level. Generally, no attempt has been made to count clock cycles - instructions may not not even take the same relative amount of time to execute.

Interfaces are provided to allow the simulator to be controlled by and display data on a simulated control panel (see the Pi-Mainframe (https://github.com/BrentSeidel/Pi-Mainframe) project. These may be stubbed out or ignored if not needed.

#### 1.1 License

This project is licensed using the GNU General Public License V3.0. Should you wish other licensing terms, contact the author.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

# How To Obtain

This package is currently available on GitHub at https://github.com/BrentSeidel/Sim-CPU

### 2.1 Dependencies

#### 2.1.1 Ada Libraries

The following Ada packages are used:

- Ada.Calendar
- Ada.Characters.Latin\_1
- Ada.Containers.Indefinite\_Ordered\_Maps
- Ada.Direct\_IO
- Ada.Exceptions
- Ada.Integer\_Text\_IO
- Ada.Streams
- Ada.Strings.Fixed
- Ada.Strings.Maps.Constants
- Ada.Strings.Unbounded
- Ada.Text\_IO
- Ada.Text\_IO.Unbounded\_IO
- Ada.Unchecked\_Conversion

#### 2.1.2 Other Libraries

This library depends on the root package BBS available at https://github.com/BrentSeidel/BBS-Ada and the BBS.Lisp package available at https://github.com/BrentSeidel/Ada-Lisp. Packages external to this library are marked with an asterisk.

- BBS\*
- BBS.lisp\*
- BBS.lisp.evaluate\*
- BBS.lisp.strings\*
- BBS.Sim\_CPU
- BBS.Sim\_CPU.Clock
- BBS.Sim\_CPU.disk
- BBS.Sim\_CPU.Example
- BBS.Sim\_CPU.i8080
- BBS.Sim\_CPU.Lisp
- BBS.Sim\_CPU.m68000
- BBS.Sim\_CPU.m68000.line\_0
- BBS.Sim\_CPU.m68000.line\_1
- BBS.Sim\_CPU.m68000.line\_2
- BBS.Sim\_CPU.m68000.line\_3
- BBS.Sim\_CPU.m68000.line\_4
- BBS.Sim\_CPU.m68000.line\_5
- BBS.Sim\_CPU.m68000.line\_6
- BBS.Sim\_CPU.m68000.line\_7
- BBS.Sim\_CPU.m68000.line\_8
- BBS.Sim\_CPU.m68000.line\_9
- BBS.Sim\_CPU.m68000.line\_b
- BBS.Sim\_CPU.m68000.line\_c
- BBS.Sim\_CPU.m68000.line\_d
- BBS.Sim\_CPU.m68000.line\_e

- BBS.Sim\_CPU.m68000.exceptions
- BBS.Sim\_CPU.serial
- BBS.Sim\_CPU.serial.telnet
- BBS.Sim\_CPU.serial.mux
- GNAT.Sockets\*
- test\_util

# Usage Instructions

This is a library of routines intended to be used by some program. To use these in your program, edit your \*.gpr file to include a line to with the path to BBS\_SimCPU.gpr. Then in your Ada code with in the package(s) you need and use the routines.

This is also available as a standalone program with a command line interface (CLI). This can be used for development or debugging. To build the CLI, just build the simcli.gpr project file, after making sure that the dependencies are in the expected places.

There is another program loadcpm available to create a bootable CP/M floppy disk image. It is build using the loadcpm.gpr project. It takes an Intel hex file image and writes it to a floppy disk image.

# **API Description**

#### 4.1 General

Several simulators are available for use. Each simulator may also have variation. So, one simulator may provide variations for different processors in a family of processors.

Each simulator is based on an object that derives from the simulator object defined in the BBS.Sim\_CPU package. A generic simulator interface is defined with some procedures or functions that must be defined by a specific simulator and some that may be defined, if needed. There are also a number of utility functions that are not expected to be overridden by a specific simulator.

The current design has memory included in the simulator instead of being an external device. Any I/O decoding is also handled inside the simulator. This means that any reading and writing of memory has to be done via routines defined by the simulator.

#### 4.1.1 Data Types

Currently, processors with address and data busses up to 32 bits wide are supported. For the address bus, use the data type addr\_bus and for the data bus, use data\_bus. These are both defined as a 32 bit unsigned integer. Each simulator may use as many or as few of these bits as are needed. This means that if (as in most cases) a simulator doesn't define a full 4 GB of memory, the external program can try to read or write non-existent memory. This will probably cause an exception.

#### 4.1.2 Initialization

This should be called once at the beginning of the host program to initialize the simulator. The implementation is up to the simulators and it is possible that some simulators may not need any initialization.

procedure init(self : in out simulator) is abstract;

• self - The simulator object to initialize.

#### 4.1.3 Loading Data to Memory

The main routines for reading and writing simulator memory are: Called to set a memory value.

- self The simulator owning the memory to set.
- mem\_addr The memory address. This is allowed to be a 32 bit value. The simulator itself may do range limiting or wrapping (eg. only low order 16 bits are used) internally.
- data The data value to write into the memory address. This is allowed to be a 32 bit value. The simulator decides how to handle this value and what value actually gets written.

Called to read a memory value.

- self The simulator owning the memory to read.
- mem\_addr The memory address. This is allowed to be a 32 bit value. The simulator itself may do range limiting or wrapping (eg. only low order 16 bits are used) internally.
- Returns the value of memory at the specified memory address.

The actual addressing and data bus used are defined by the specific simulator.

For loading bulk data into memory use:

```
procedure load(self : in out simulator; name : String)
  is null;
```

Its implementation is defined by the simulator. Typically it loads an Intel Hex file or Motorola S-Record file representing a memory image.

#### 4.1.4 Running a Simulation

The start procedure is called first to specify a starting address for program execution. This is called to start simulator execution at a specific address. This is made null rather than abstract so that simulators that don't use it don't need to override it.

```
procedure start(self : in out simulator; addr : addr_bus) is null;
```

Then, each instruction is individually executed using the run procedure. This is called once per frame when start/stop is in the start position and run/pause is in the run position.

```
procedure run(self : in out simulator) is abstract;
```

Certain conditions or instruction can cause a simulator to halt. The halted and continue\_proc routines can be used to test for this condition and clear it.

Check if simulator is halted. If a simulator doesn't define this, it will return False.

```
function halted (self: in out simulator) return Boolean is (False);
```

This clears the halted flag allowing processing to continue. If a simulator doesn't define this, it has no action.

```
procedure continue_proc(self : in out simulator) is null;
From all of this, one can write the core of a simulator as follows:
```

```
-- A bunch of other stuff including defining some
-- simulator as "sim"
--
begin
sim.init;
-- - I/O devices can be added here...
-- sim.load("image.hex");
sim.start(0); -- Start execution at address 0
while not sim.halted loop
sim.run;
end loop;
```

#### 4.1.5 Variants

Each simulator can support variants. This enables one simulator to support multiple CPUs in a family. Since the variants supported are unique to each simulator a universal data type cannot be used. Variants are identified by a Natural number. The following routines are used to get the number of variants supported by a simulator, the name of each variant, the currently selected variant, and to select a variant:

Called to get number of variants. This defaults to returning one if the simulator doesn't define an alternative.

```
function variants(self : in out simulator) return Natural is (1);
Called to get variant name. This needs to be overridden by the simulator.
function variant(self : in out simulator; v : Natural)
    return String is abstract;
Called to get current variant index. This needs to be overridden by the simulator.
function variant(self : in out simulator) return Natural is abstract;
Called to set variant. This needs to be overridden by the simulator.
```

procedure variant(self : in out simulator; v : Natural) is abstract;

#### 4.1.6 Other

A number of other functions are defined to support I/O devices, interfaces with a front panel, and other things. The I/O support routines will be discussed more in chapter 5 on I/O devices.

### 4.2 Example

The example simulator provides an example of using the simulator object interface. Its primary purpose is to blink the lights in interesting ways in the Pi-Mainframe (https://github.com/BrentSeidel/Pi-Mainframe) project. There are a number of different patterns selectable. Variants are defined for "Copy Switches", "Count", "16-Bit Scan", "16-Bit Bouncer", "Fibonacci Counter", "32-Bit Scan", and "32-Bit Bouncer".

This simulator is unusual in that it has no memory defined, but instead has several registers defined that act as memory. When reading or writing memory, the address is ignored and the value returned depends on the pattern (variant) selected.

### 4.3 8080 Family

The 8080 simulator has variants defined for the 8080, 8085, and Z-80 processors. Only the 8080 and 8085 are currently implemented. The Z-80 is for future development. These are 8 bit processors with an 8 bit data bus and a 16 bit address bus. In addition to a memory bus, these processors also include an I/O bus with 8 bit I/O port addressing. See [1] for more information about the 8080/8085.

Currently, the 8080 family does not have interrupts enabled or memory mapped I/O. These may be added at some time in the future.

When loading data using the load routine, the specified file is assumed to be in Intel Hex format.

## 4.4 68000 Family

The 68000 simulator has variants defined for the 68000, 68008, 68010, and CPU32. Only the 68000 and 68008 are currently implemented. The 68010 and CPU32 are for future development. Internally, these are 32 bit processors with 32 bit data and 32 bit address busses. The external address and data bus sizes depend on the variant selected. See [2] and [3] for more information about the 68000 family.

The interrupt code is interpreted with the low order bits (7-0) representing the vector number and the next 8 bits (15-8) representing the priority. Interrupts with vectors that match internally defined exception vectors are ignored. Thus only interrupt vectors in the range 25-31 and 64-255 are processed.

When loading data using the load routine, the specified file is assumed to be in Motorola S-Record format.

# I/O Devices

Each I/O device is based on an object that derives from the io\_device object defined in the BBS.Sim\_CPU package. A generic I/O device interface is defined with some procedures or functions that must be defined by a specific I/O device and some that may be defined, if needed. There are also a number of utility functions that are not expected to be overridden by a specific I/O device.

To be used by a simulator, an I/O device must first be attached to the simulator using the attach\_io routine. This is called to attach an I/O device to a simulator at a specific address. Bus is simulator dependent as some CPUs have separate I/O and memory space.

Many of the I/O devices will have an initialization routine specific for that device. Since this may have device specific parameters, it can't be defined as part of the io\_device object.

Along with attaching the I/O device to the simulator, the base address needs to be set in the I/O device object. The value for base in this routine should match the value for base\_addr in the attach\_io routine. Bad things may happen if they don't match.

The I/O device read and write functions are called by the simulator when an address within the devices address range is accessed. Note that the address range starts at the base\_addr specified in the attach\_io call and extends through the number of addresses specified in the getSize function. If needed, the simulator can query the I/O device for its base address using the getBase function. If a device needs to do DMA or interrupt a simulator, the setOwner procedure must be called first to give the device a reference to the simulator. For interrupts, the setException routine is used to define a long value that the device passes to the simulator on exception.

If a device does not use interrupts, this routine can be declared as null.

#### 5.1 Clock

The main function of the clock device is to provide a periodic interrupt. It can be enabled or disabled and the time between interrupts can be set in  $\frac{1}{10}$ th of a second. The base time can be changed by editing the code. Note that the timing is only approximate and depends on many things. Also since the simulation is not running at the same speed as actual hardware the number of instructions between each interrupt will be different from actual hardware.

#### 5.2 Serial Ports

Serial ports provide a way to provide a terminal interface to a simulator. Unlike real serial ports, output buffering is done by the host operating system and it is not obvious to the I/O device if the output has been completed or not. As a result, currently no status is set or interrupts generated on output. The output is assumed to complete instantly.

#### 5.2.1 Basic Serial Port

The basic serial port was developed in early testing to send output to and get input from the terminal controlling the simulator. It worked well enough to test some initial concepts, but has been superseded by the single line telnet port.

#### 5.2.2 Single Line Telnet Port

The single line telnet port provides a replacement for the basic serial port. This device has an init routine that is used to set the TCP port. Using telnet to connect to this port connects to the device and will allow communication with software running on the simulator. If enabled, this device can provide interrupts to the simulator when characters are received.

#### 5.2.3 Multi-Line Telnet Port

The multi-line telnet port combines 8 ports into a single simulated device. The init routine specifies the starting TCP port. It and the next seven ports can be accessed by telnet to communicate with software running on the simulator. This uses a single exception and requires fewer addresses than having 8 single line telnet ports.

#### 5.3 Disk Interfaces

The initial disk\_ctrl device was designed with 8 inch floppy disks in mind for use by CP/M. It has been extended to allow other disk geometries, but follows the model of tracks, sectors per track, and heads for defining a disk. It currently supports 16 bit DMA, but may be extended to support 32 bit DMA. All data transfers occur between the request and the next instruction processed by the simulator.

A hd\_ctrl device is under development that will support a simpler model. Disks are simply a linear sequence of blocks. It will support 32 bit block addressing and 32 bit DMA.

## Command Line Interface

The command line interface first requests which simulator to use. The choices are currently 8080 and 68000. This will change as more simulators are added. Depending on which simulator is selected, a number of I/O devices are attached to the simulator. Currently, changing this will require editing and rebuilding the program.

#### 6.1 Commands

A number of commands are provided to allow the user to run and interact with software running on the simulator. The commands and their exact operation may change depending on feedback from usage.

; - A comment. Everything on the line is ignored.

**BREAK** <addr> - Sets a breakpoint at the specified address.

**CONTINUE** – Clear a simulation halted condition.

**DEP** <addr> <byte> - Deposit a byte into memory.

**DUMP** <addr> - Dump a block of memory starting at the specified address. This can be abbreviated to D.

**EXIT** – Exit the simulation (synonym for QUIT).

**GO** <addr> - Sets the execution address.

**INTERRUPT** <**ON/OFF>** – Can be abbreviated to **INT**. Used to enable or disable interrupt processing by the simulated CPU.

**LISP** – Starts the Tiny-Lisp environment.

**LOAD** < filename > - Loads memory with the specified file (typically Intel Hex or S-Record format).

**QUIT** – Exit the simulation (synonym for EXIT).

**REG** – Display the registers and their contents.

**RESET** – Calls the simulator's init routine.

**RUN** – Runs the simulator. While running, it can be interrupted by a control-E character. This can be abbreviated to R.

**STEP** – Execute a single instruction, if the simulation is not halted.

**TRACE** <**value**> - Sets the trace value. The value is interpreted by the simulator and typically causes certain information to be printed while processing.

UNBREAK <addr> - Clears a breakpoint at the specified address. For some simulators, the address is ignored and may not need to be specified. In this case, all or the only breakpoint is cleared.

### 6.2 Lisp Programming

The Lisp environment is based on Ada-Lisp, available at https://github.com/BrentSeidel/Ada-Lisp, with a few commands added to interface with a simulator. Refer to the Ada-Lisp documentation for details about the core language. This section just describes the additional commands.

#### 6.2.1 Go

A number representing the starting address for program execution.

#### Outputs

None

#### Description

Sets the starting address for program execution. The next (sim-step) command executes the instruction at this location.

#### 6.2.2 Halted

#### Inputs

An optional boolean that if set true, clears the halted state of the simulator. If set false, does nothing.

#### **Outputs**

If no input is provided, it returns a boolean representing the halted state,

#### Description

This is used to clear to test the halted state of a simulator.

#### 6.2.3 Int-state

#### Inputs

None

#### Outputs

A simulator dependent integer representing the state of interrupts.

#### Description

Returns a simulator dependent integer representing the state of the interrupts. Typically it is something like 0 for interrupts disabled and 1 for interrupts enabled. For systems with priorities, it may be the processor priority.

#### 6.2.4 Last-out-addr

#### Inputs

None

#### Outputs

The address used by the last output instruction.

#### Description

Returns the address used by the last output instruction. This is only meaningful if the processor being simulated has a separate output bus rather than memory mapped I/O.

#### 6.2.5 Last-out-data

#### Inputs

None

#### Outputs

The data used by the last output instruction.

#### Description

The data used by the last output instruction. This is only meaningful if the processor being simulated has a separate output bus rather than memory mapped I/O.

#### 6.2.6 Memb

#### Inputs

A memory address and an optional byte value.

#### Outputs

If no byte value is provided, it returns the byte at the memory address.

#### Description

Reads or writes a byte value in memory.

#### 6.2.7 Meml

#### **Inputs**

A memory address and an optional long value.

#### Outputs

If no long value is provided, it returns the long at the memory address.

#### Description

Reads or writes a long value in memory.

#### 6.2.8 Memw

#### Inputs

A memory address and an optional word value.

#### **Outputs**

If no word value is provided, it returns the word at the memory address.

#### Description

Reads or writes a word value in memory.

#### 6.2.9 Num-reg

#### Inputs

None

#### Outputs

The number of registers defined by the simulator.

#### Description

Returns the number of registers defined by the simulator. This could be used for iterating through the registers and displaying their values.

#### 6.2.10 Override-in

#### Inputs

Two integers representing the address of an I/O port and the data to provide.

#### Outputs

None

#### Description

Provides and address and data to override the next input instruction. If the instruction reads from the address, the provided data is read by the simulator instead of reading from the actual I/O device. Inputs from a different address work normally and any input instruction clears the override. This is intended for testing purposes.

#### 6.2.11 Reg-val

#### Inputs

A register number

#### Outputs

The value of the specified register, or an error if the register number is not in range.

#### Description

Returns the value of the specified register.

#### 6.2.12 Sim-init

#### Inputs

None.

#### Outputs

None.

#### Description

Calls the initialization routine to the current simulator. The action is simulator dependent, but typically clears the registers. The memory may, or may not be cleared.

#### 6.2.13 Sim-load

#### Inputs

A string containing a file name.

#### Outputs

None.

#### Description

Calls the load routine for the current simulator and passes the string containing the file name. The effect is simulator dependent, but the 8080 simulator will attempt to load the file as an Intel hex format file and the 68000 simulator will attempt to load the file as a Motorola S-record file.

#### 6.2.14 Sim-step

#### Inputs

None.

#### **Outputs**

None.

#### Description

Executes one instruction or step of the simulator.

#### 6.2.15 Examples

The Lisp environment is useful for writing automated tests and for writing utilities to enhance the CLI.

#### Watch a Memory Location

The following Lisp program will execute instructions until the specified memory location changes.

```
(defun watch (addr)
  (setq old-value (meml addr))
  (dowhile (= old-value (meml addr))
      (sim-step)))
```

# Bibliography

- [1] Intel. 8080/8085 Assembly Language Programming. Intel, 1978.
- [2] Motorola.  $M68000\ 16/32$ -Bit Microprocessor Programmer's Reference Manual. Prentice-Hall, 4th edition, 1984.
- [3] Motorola/NXP. Motoroa M68000 Programmer's Reference Manual. Motorola/NXP, 1992.