

# 資料結構與程式設計

## Functionally Reduced And-Inverter Graph (FRAIG)

(Due: 9:00pm, Wednesday, Jan 15, 2020)

### 0. Objectives

1. Putting everything you learn in a project.
2. Using hash to detect structurally equivalent signals in a circuit.
3. Performing Boolean logic simulations and designing your own data structure to identify functionally equivalent candidate pairs in the circuit.
4. Being able to call Boolean Satisfiability (SAT) solver to prove the functional equivalence.
5. Writing a professional project report.

### 1. Problem Description

In this final project, we are going to implement a special circuit representation, FRAIG (Functionally Reduced And-Inverter Graph), from a circuit description file. The generated executable has the following usage:

**fraig** [-File <do*file*>]

where the **bold words** indicate the command name or required entries, square brackets “[ ]” indicate optional arguments, and angle brackets “< >” indicate required arguments. Do not type the square or angle brackets.

This fraig program should provide the following functionalities:

1. Parsing the circuit description file in the AIGER format. This has already been covered in Homework #6. Please note that at this stage, DO NOT perform any optimization as described latter in this document. Besides, we will assume all the test circuits are in correct AIGER format. You don't need to worry about parsing error in the final project.
2. Sweeping out the gates that cannot be reached from POs (See “CIRSWEEP” command). After this operation, all the gates that are originally “defined-but-not-used” will be deleted. However, do not remove PIs even if any of

them becomes unused. (Note: these PIs will be treated as “unused gates” and be reported by the “`cirg -fl`” command)

3. Performing trivial circuit optimizations (i.e. constant propagation) including:  
(a) If one of the fanins of an AND gate is a constant 1, this AND gate can be removed and replaced by the other fanin, (b) If one of the fanins of an AND gate is a constant 0, this AND gate can be removed and replaced by the constant 0 (Note: If the list of fanouts of the other fanin becomes empty, and if this other fanin is an AIG or PI, it will be added to the list of unused gates), (c) If both fanins of an AND gate are the same, this AND gate can be removed and replaced by its fanin, (d) If one of the fanins of an AND gate is inverse to the other fanin, this AND gate can be removed and replaced by a constant 0.

Please note that different orders of optimization operations may result in different circuit structures. However, their functionalities should always remain the same. That is, the optimization procedure should not alter the functionality of the circuit or affect the correctness of the other operations.

There should be a member function in `class CirMgr` to perform the above optimization. There should also be a command `CIROPTimize` to perform it. However, you should perform the above optimizations on the gates in the DFS list only. For the gates that are not in the DFS list (i.e. those which cannot be reached from POs), please skip them. However, if any of the gates got removed during these operations, you should update the DFS list in the end.

4. You should provide a function to perform “structural hash” (*strash*) on the circuit netlist. The strash operation is to merge the structurally equivalent signals (i.e. replace a gate with its functionally equivalent one) by comparing their gate types and permuting their inputs. For example, AIG(a, b) and AIG(b, a) should be merged together by the strash operation. You are required to use the hash data structure (e.g. `.../util/myHashMap.h` or `stl/unordered_map`) for this purpose. You can modify it from the `class HashSet` in Homework #7, or resort to any other resources (classmate’s or open source). Hash implementation, although encouraged, is NOT a required item in this final project.

You should perform “strash” operations only for the gates in the DFS list. For the gates that are not in the DFS list (i.e. those which cannot be reached from POs), please skip them. However, if any of the gates got merged (i.e. removed) during the “strash” operations, you should update the DFS list in the end.

5. When performing “merge” operation on a pair of gates, pick any of them to retain. That is, you can remove either one. When grading your program, we will try to avoid ambiguity resulting from gate merging.
6. Boolean logic simulation is to explore the similarity of signals in the circuit netlist. If two signals have different simulation results, they are proven to be functionally distinct. However, if they react all the same for all simulation

patterns, they are potentially equivalent and are called a “functionally equivalent candidate (FEC) pair”. Note that there may be more than two signals with the same simulation value. We call them a “FEC group” instead.

Alternatively, signals with completely inverse simulation values, although functionally non-equivalent, also imply functional similarity. In other words, one signal may be made equivalent to the other by adding an inverter on its output. In such case, we call them an “inverse functionally equivalent candidate (IFEC) pair” or “IFEC group”.

In this project, only AIG and “const 0” gates will be included in the FEC pairs. PIs and POs won’t be in any FEC pair, even if their values are the same as other gates.

You are *required* to implement parallel-pattern simulation to detect the FEC pairs (see lecture note for details). Your goal is to efficiently distinguish as many functionally distinct signals as possible so that the remaining FEC/IFEC pairs are with higher chances to be equivalent.

7. Your simulation engine should be capable of generating random patterns as well as taking simulation patterns from files. The simulation pattern files are in the following format:

```
010100110010
```

```
...
```

One pattern is packed as a string of digits and different patterns are separated by one or more new lines or white space characters. The length of each pattern should match the number of circuit inputs. The patterns, of course, should contain only ‘0’ and ‘1’ and no other character is allowed between the input assignments in a pattern. If there is an error in the input patterns, print out errors such as:

```
Error: Pattern(010100110010) length(12) does not match  
the number of inputs(16) in a circuit!!
```

```
Error: Pattern(01010011x010) contains a non-0/1  
character('x').
```

When error pattern occurs, stop and exit the simulation. However, you don’t need to undo the previously simulated parallel patterns and don’t need to discard the previously collected corresponding FEC groups.

The leftmost character (0/1) in a pattern is corresponding to the assignment of the first PI in the PI list, and the rightest is corresponding to the last PI.

To test the correctness of the simulation results, you should provide an option (See CIRSIMulate command) to record the simulation results into a log file. The format for the log file is:

```
010100110010 1010
```

```
...
```

where the Boolean strings in each line represent the input pattern and the output response, respectively. There should be exactly ONE space character between them and NO space character at the beginning and end of the line.

Similarly, the leftmost character (0/1) of the output pattern is corresponding to the response of the first PO in the PO list, and the rightest is corresponding to the last PO.

8. When random simulation is performed, you should automatically determine how many patterns to simulate. Too few patterns may not be able to distinguish functionally different signals, while too many patterns may result in significant runtime overhead. You should devise an efficient algorithm to simulate and collect the FEC pairs.
9. The signals in a FEC pair can be formally proved or disproved by a Boolean Satisfiability (SAT) solver. A public SAT solver (miniSat, <http://minisat.se/>) has been included in the *src/sat* directory. Please refer to the “README” file in the *src/sat* directory for building the interface between circuit and SAT engine. To use the SAT engine, you should include the header file “*sat.h*” in your code. In short, in order to call the SAT engine from circuit, you need to: (1) assign each gate with a distinct SAT variable ID and record the mapping between gates and these IDs, (2) call the interface function “*SatSolver::addAigCNF*” or “*SatSolver::addXorCNF*” to bulid the CNF formula for the proof instance, (3) specify the proof target by the function “*SatSolver::assumeProperty*”. If necessary, release the previous proof target by the function “*SatSolver::assumeRelease*”, (4) prove it by “*SatSolver::assumeSolve*”, and (5) obtain the counter-example (if satisfiable) by “*SatSolver::getValue*”. Please refer to “*satTest.cpp*” in the “*sat/test*” directory for an example.


Please note that SAT variable ID may be different from the gate variable ID. The former will be used in SAT solver, and the latter is as defined in the aag file.

10. If two signals are proven to be (inverse) functionally equivalent, merge them (with inverted phase) in the circuit netlist. That is, choose one representative signal and rewire the fanouts of other equivalent signal(s) to this representative signal. The resultant circuit will then be simplified as a functionally reduced And-Inverter graph (FRAIG). However, if two signals are proven to be functionally different, the counter-example generated by the SAT engine can be a good test pattern to further distinguish signals in the FEC pairs. You should decide when to simulate this pattern in your FRAIG algorithm.
11. Optionally, you can implement a member function or provide a command to control the proof efforts of the SAT engine so that it will not stuck at the proof of a single FEC pair. However, when the proof is aborted, the returned value of the solver should be “undecided”, not “sat” nor “unsat”.
12. Most of the TODO’s of this project are included in the *src/cir* directory (The other optional TODO is in *src/util/myHashMap.h*). It contains a file *cirMgr.h* to define the circuit manager (i.e. class *CirMgr*) for circuit construction, reporting netlist, simulation and optimization (e.g. by FRAIG), etc. A global variable *CirMgr \*cirMgr* as well as some member functions of class *CirMgr* should be defined in *cirMgr.cpp*. **You should**

use this global variable in circuit-related commands (defined in *cirCmd.cpp*) for all the circuit operations. The AIG gate data structure and its constructing functions should be declared and defined in the files *cirGate.h* and *cirGate.cpp*. The optimization, simulation and fraig operations should be defined in the files *cirOpt.cpp*, *cirSim.cpp* and *cirFraig.cpp*, respectively.

13. You are free to define the data members and member functions for the classes *CirMgr* and *CirGate* (and maybe its inherited classes). However, please follow the naming convention in other homework/classes and be cautious on the memory and runtime efficiency.
14. PIs/POs/Const gates should remain intact throughout the program. Do not optimize them away by any command.
15. To achieve better performance, you are required to use hash data structure in both “*strash*” operation and FEC identification. You can choose to reuse the class *HashSet* in HW#7, resort to other’s (stl, classmate or open source) implementation, or modify *HashSet* into a new class *HashMap* (in “*myHashMap.h*”). The later is an optional TODO and if you choose to use *HashSet*, you can skip it. However, *HashMap* or *stl/unordered\_map* is recommended as it is more intuitive in this case.
16. There should be flags to control the dependency of the circuit operations/commands. In short, the circuit netlist should be constructed before any other circuit operations. The “*strash*” operation is optional, while the “simulation” must be performed before the “*fraig*” operation. “optimization” can be called whenever necessary. In addition, to get the best optimization result, you should allow the flow [optimization →] [strash →] simulation → fraig to perform multiple times. If the circuit is re-read from a file, *cirMgr* will be reset and all the netlist as well as the optimization, strash, simulation, and fraig results will be discarded.

The dependency graph of the operations/commands is illustrated as follows:



In short, the following command sequences are prohibited:

- (a) READ → FRAIG: simulation must be performed before fraig.
- (b) OPTIMIZE → FRAIG: simulation must be performed before fraig.

- (c) STRASH → FRAIG: simulation must be performed before fraig.
- (d) STRASH → STRASH: doesn't make sense to repeat strash
- (e) SIM → OPTIMIZE: don't optimize the circuit with FEC information
- (f) SIM → STRASH: don't optimize the circuit with FEC information
- (g) FRAIG → FRAIG: FEC pairs will be cleared after fraig

## 2. Supported Commands

In this project, you should support these commands:

```

CIRRead:      read in a circuit and construct the netlist
CIRPrint:     print circuit
CIRGate:      report a gate
CIRWrite:     write the netlist to an ASCII AIG file (.aag)
CIRSWEEP:     remove unused gates
CIROPTimize:  perform trivial optimizations
CIRSTRash:    perform structural hash on the circuit
              netlist
CIRSIMulate:  perform Boolean logic simulation on the
              circuit
CIRFraig:     perform FRAIG operation on the circuit

```

The first 4 commands are taken from Homework #6. If necessary, you can define your own commands for your own program testing or tuning. In that case, please explain those commands in your final report.

The reference program also provides one *hidden* command:

```

CIRMiter:     create a miter circuit

```

You are welcome to use it from the reference program but don't need to implement it.

Please refer to Homework #3 and #4 for the lexicographic notations.

### 2.1 Command “CIRPrint”

Usage: **CIRPrint [-Summary | -Netlist | -PI | -PO | -FLoating | -FECpairs]**

Description: Report circuit information in different ways. If the circuit hasn't been constructed, print out an error message “Error: circuit has not been read!!”. When “-Summary” is specified, print out the circuit statistics, and when “-Netlist” option is used, list all the gates in the topological (depth-first-search, DFS) order (Note: for

the gates in DFS list only, those unreachable from POs won't be printed, even they are PIs). The “-PI”, “-PO” and “-FLloating” options will report the lists of primary inputs (PIs), primary outputs (POs) and floating gates, respectively. The “-FECparis” reports the currently identified and unproven FEC pairs.

Example:

(Skipped: **-Summary** | **-Netlist** | **-PI** | **-PO** | **-FLloating**; please refer to HW#6)

fraig> cirp -fec

```
[0] 0 1296 1307 1465 1560 1579
[1] 1634 1938 1948 !1949 1951 !1952 1953
[2] 1777 !1883 !1885 1886 1887 1889 !1890 1891
```

The FEC pairs/groups are printed out one pair/group in a line. In each line, the variable IDs should be listed in ascending order. In between lines, the first IDs in different lines should also be sorted in ascending order. The ‘!’ sign means this variable is inversely equivalent to other(s). Please make the first variable in the pair/group positive (i.e. no ‘!’ sign).

## 2.3 Command “CIRGate”

Usage: **CIRGate** <<(int gateId)> [<-FANIn | -FANOut><(int level)>]>

Description: Report the gates in the circuit. If the “gateId” is not defined in the circuit, report “Error: Gate(gateId) not found!”. If the option “-FANIn” or “-FANOut” is NOT specified, print out the gate information such as ID, name (for PI and PO), gate type, and line number (as appeared in the AIGER file), FEC partners (i.e. the gates in the same FEC pair/group with IDs in ascending order), and simulation value (this may depend on your simulation mechanism). Otherwise, print out its fanin/fanout cone with the followed option (int level). Put proper indentations for different levels of fanin/fanout printing. If there is an inversion between a gate and its fanin/fanout, put a ‘!’ before the fanin/fanout. If a gate whose fanin(s)/fanout(s) have been reported in previous lines, put a “(\*)” after it is printed; do not repeatedly report its fanin(s)/fanout(s). If there is any undefined (i.e. floating) fanin, print “UNDEF” for its gate type.

Example:

fraig> cirg 25 // print out gate (25)

```
=====
= PO(25) "23GAT$PO", line 9
= FECs:
= Value: 00110010_11110101_00110001_10001010_00100100_11101110_10010100_11111001
=====
```

fraig> cirg 84679

```
=====
= AIG(84679), line 88023
= FECs: 84102 84156 84255 84302 84328 84356 84382 84436 84490 84518 !84536 84572
84626 !84644 84756 84783 !84800 !84801 84808 84887 !84904 !84905
84912 !84929 !84930
= Value: 01001001_00100001_00100001_00100000_10000000_00000100_01000000_00000111
```

=====

(Skip the “-fanin/-fanout” options; please refer to HW#6)

Note that the lengths of the top and bottom “====” lines are both 80, and there is no character other than “new line” after the line number (e.g. line 88023) is printed. List the FEC partners with IDs in a line and in ascending order, and separate each of them with exactly one space character. For easier to read the parallel-pattern simulation value, you should put an ‘\_’ for each 8 bits (totally 64 bits).

## 2.2 Command “CIRSWep”

Usage: **CIRSWep**

Description: Remove the gates that cannot be reached from POs.

Example:

For the example in the next page, after reading in the design, we have:

```
fraig> cirp
```

```
Circuit Statistics
=====
  PI              3
  PO              1
  AIG             6
-----
Total            10
```

Performing “CIRSWep”:

```
fraig> cirsw // Note: these messages are optional (for debugging only)
Sweeping: AIG(5) removed...
Sweeping: UNDEF(6) removed...
Sweeping: AIG(7) removed...
Sweeping: AIG(8) removed...
Sweeping: AIG(9) removed...
Sweeping: AIG(10) removed...
```

```
fraig> cirp
```

```
Circuit Statistics
=====
  PI              3
  PO              1
  AIG             1
-----
Total            5
```

```
fraig> cirp -n
```


```
[0] PI 2
```



```
[1] PI 3
[2] AIG 4 2 3
[3] PO 11 4
```

The netlist for the above example is (i.e. “tests.fraig/opt07.aag”):

```
aag 10 3 0 1 6
2
4
6
8
8 4 6
10 3 4
14 12 10
16 10 8
18 14 16
20 14 16
```



## 2.3 Command “CIROPTimize”

Usage: **CIROPTimize**

Description: Perform trivial circuit optimizations including constant propagation and redundant gate removal. This command can be evoked anytime except when “CIRSimulate” command is just called. In such case, an error message “Error: circuit has been simulated!! Do “CIRFraig” first!!” will be issued.

Example:

```
fraig> ciropt
```

## 2.3 Command “CIRSTRash”

Usage: **CIRSTRash**

Description: Merge the structurally equivalent gates. After the merger, the fanouts of the merged gate will be re-connected to the gate that merges it. Unless the circuit is re-read, or optimization or “fraig” operation has been performed, it does not make sense to perform strash multiple times. If repeated “CIRSTRash” is issued, output an error message: “Error: strash operation has already been performed!!”.

Example:

```
fraig> cirstrash
```

## 2.4 Command “CIRSimulate”

Usage: **CIRSimulate** <-Random | -File <string patternFile>>  
**[-Output (string logFile)]**

Description: Perform circuit simulation to distinguish the functionally different signals and thus collect the FEC pairs/groups. If “-Random” option is specified, perform random simulation until *you think* it is time to stop. You should devise the stopping criteria for the random simulation so that the FEC identification can be as efficient as possible. On the other hand, if the option “-File” is used, read the simulation patterns from the pattern file. If the number of patterns in the pattern file is NOT a multiple of the width of the parallel pattern (e.g. 64), pad the parallel pattern with “all-0’s” patterns (i.e. add some all-0 patterns to the end). The “-Output” option designates the name of the log file. Please refer to Section 1 for the input and output pattern formats. After the simulations, report the number of input patterns that have been simulated.

Example:

```
fraig> cirsim -random    // perform random simulation
1024 patterns simulated.
```

```
fraig> cirsim -file in.100 -o 100.log // specify the input/output files
100 patterns simulated.
```

Note:

If there is an UNDEF gate in the fanin cones of POs, set this UNDEF gate to value 0 for simulation. However, we will NOT test this kind of case for the CIRSIMulate and CIRFraig commands.

## 2.5 Command “CIRFraig”

Usage: **CIRFraig**

Description: Based on the identified (I)FEC pairs/groups, perform fraig operations on the circuit. All the SAT-proven equivalent gates should be merged together, while it is optional (to you) to re-simulate the witness patterns of the non-equivalent FEC pairs. Do not perform sweeping or trivial optimization on the resulted floating gates (note: they should be optimized away by the CIRSWEEP and CIROPTimize commands).

Example:

```
fraig> cirfraig    // perform fraig operation
```

## 2.6 Command “CIRWrite”

Usage: **CIRWrite [(int gateId)] [-Output (string aagFile)]**

Description: (Skipped the part described in HW#6) In addition to writing out the entire circuit, you can optionally write out a cone of sub-circuit rooted on gate “gateId”. The output, in such case, will be a single-output circuit.

Example:

fraig> cirwrite 38 -o 38.aag // write the fanin cone of gate 38

## 2.7 Command “CIRMiter” // This is NOT a TODO

Usage: **CIRMiter** <(string inFile1)> <(string inFile2)>

Description: Construct a miter from the circuits “inFile1” and “inFile2”. The number of PIs (POs) from both circuits must be the same. A temporary circuit description file will be stored in “/tmp/miter.aag” and read in at the end of this command. That is, the original circuit netlist in *cirMgr* will be replaced. Please note that this command is implemented in the reference program. It’s optional for you to do it. We will not test this command.

## 3. What you should do?

You are encouraged to follow the steps below for this final project:

1. Read the specification carefully and make sure you understand the requirements.
2. Think first how you are going to write the program, assuming you don’t have the reference code.
3. Type “make linux18”, “make linux16”, or “make mac” to switch to a proper platform. The default is linux18 platform.
4. Please be advised that a good design of the data structure is very important. Please be thoughtful in designing *cirGate.h* and *cirMgr.h*. However, you should compile and test your code whenever applicable. Do not write a bunch of codes without compiling and testing. In addition, you should revise and modularize the code from time to time. Remember, a “good-looking” code implies an “easier-to-maintain” one, which is the key to succeed in this final project.
5. For the circuit parsing part of codes in HW#6, *it is OK to use other student’s codes if you didn’t do a good job on HW#6*. We will not treat it as plagiarism on those codes. However, if you do so, *please specify whose HW#6 are you using in the project report*. And please DO NOT copy and paste other parts of the header files or source codes (e.g. data members and member functions for sim, fraig, etc).
6. Implement “CIRSWep” command first. Remember to test “CIRPrint” and “CIRGate” before and after this command.
7. Implement “CIROPTimize” command. Please note that although there are only 4 cases, the codes can be messy if you don’t think it carefully before

coding. Make sure the circuit functionality remains unchanged after this command.

8. Implement the “CIRSTRash” command. Complete “*myHashMap.h*” in *src/util* if needed. Be careful in merging the circuit netlist. Use “CIRPrint” and “CIRGate” to test if you have correctly reconstructed the circuit.
9. All the features up to this point are more “friendly”. You should try to accomplish and test them in time (Optimally, before *final exam*). The following features can be quite challenging. Please make sure you spare enough time. Otherwise, it can be fruitless *or even mess up your previous work*.
10. Implement “CIRSIMulate” command. While the “simulation” function itself may be easy, how to efficiently collect the FEC pairs can be quite challenging. Be cautious that the simulation algorithm should be of linear complexity. If your simulation (with the same number of patterns) is much slower than the reference program, check if your program has quadratic complexity or has redundant object copies (e.g. copies of STL container instances). In addition, you should control the effort for the random simulation. Distinguishing too many FEC pairs may significantly increasing the simulation time, while keeping the simulation effort low may then result in long FRAIG runtime and bad optimization result.
11. Get familiar with the SAT engine interface. You can refer to the README in *src/sat* and the example in *src/sat/test*.
12. Implement “CIRFraig” command. Please make sure you understand the concepts. Be smart in calling the SAT engine and using its result to simplify the circuit as well as distinguish the remaining FEC pairs. Please note that some of the cases in *tests.fraig* can be simplified to a constant “0” or “1” node. Please also pay attention to the program performance. It will be included in the grading (a small factor though).
13. Write a professional report (note: submitted in PDF). A “cover” with your name, school ID, and valid contact information is a **MUST** as we may need to contact you if we have any question on your final project. Inside your report, please include your design of the data structure, your algorithms at least for simulation and FRAIG, and the results and analysis of the experiments. Comparison to the reference program is welcome, but please discuss the performance and bottleneck (if any) of your program. In addition, **comments to the class** are also very welcome. Name your report file as <studentID>.pdf (e.g. b77503057.pdf) and put it in the project home directory.
14. Make sure or change line #39 of the SelfCheck program:

```
@temp = split /_hw/, $arg;
```

to:

```
@temp = split /_fraig/, $arg;
```

Remember to run SelfCheck before submitting your codes.

## 4. Grading

The final project is weighted 30% of your term grade. Its score will be (roughly) based on the following criteria:

Report	15%	(Please do spend time to write a good report!!)
Implementation	85%	
- Sweeping (10%)		(correctness: 90%, performance: 10%)
- Optimization (15%)		(correctness: 90%, performance: 10%)
- Strash (15%)		(correctness: 90%, performance: 10%)
- Simulation (20%)		(correctness: 70%, performance: 30%)
- Fraig (25%)		(correctness: 50%, performance: 50%)

We will test your submitted programs with various testcases and compare the outputs with our reference program. Our dofiles may contain repeated optimization commands, such as “cirsim -r → cirfraig → cirsw → ciropt → cirsim -r → cirfraig”. Minor differences due to printing alignment, spacing, error message, etc can be tolerated. The debugging (circuit restructuring) message in various optimization commands will be filtered and ignored during grading. However, to assist TAs for easier grading work, please try to match your output with ours (especially the printed order of gates). We will avoid the ambiguity in circuit optimization results between yours and ref program due to the differences in implementations.

The testing results of your final project will be announced in a couple of days after the due date. Please pay attention to the announcement and e-mails. No correction on the final grade will be possible after it is submitted to the registration office.

## 5. Sponsorship by Cadence Design Systems (TBD)

Cadence Design Systems (<http://www.cadence.com/>), the leading Electronic Design Automation (EDA) company in the world, is sponsoring our class project for prizes of total value NT\$100,000. We will select around 10 best individuals with the highest scores in this final project as awardees and then hold a demo day in the winter break or the beginning of the next semester for them to present their work. Although the modification of the submitted codes is NOT allowed, the finalists are suggested to prepare some scripts in order to get the best performance out of our hidden cases (i.e. not included in the final project). The finalists can even implement some extra commands and/or options in order to maximize the flexibility and capacity of their programs. Detail rules are as shown below. However, the instructor reserves the right to modify the rules for the sake of fairness and/or to encourage the best performance from the students. Please pay attention and do your best!

[決賽辦法說明] 益華電腦贊助臺大電機系「資料結構與程式設計」課程 (108-1)

1. 錄取期末專題評分(含報告)最高分之前十名，且 (1) 有完成 "cirfraig" 功能, and (2) 在期末專題 deadline 前上傳者，進入決賽，分數以期末成績繳交至註冊組當日為調整期限（學校規定的 deadline 是 01/21, Monday，但可能會因故比較晚把成績送出），如符合上述資格的人數不足十人，則以「從缺」處置。
2. 決賽的日期待入圍名單確定後再行協調(原則上是下學期開學的第一或第二週週間的晚上)。入圍者皆須親自上台報告，如有遲到或是臨時未出席者視同放棄，不再另行替補。
3. 決賽評分方式：課程期末專題評分 35%，隱藏版測資 35%，現場評審評分 30%
4. 測試隱藏版測資時使用的 code 與期末專題相同，也就是說，deadline 與期末專題 deadline 一樣，入圍者不得以任何理由進行修改。
5. 參賽者可以自行實現一些為了調整效能的 commands, 如 "CIRPEFFort [ | -Low | -Medium | -High | -Super]", 用來 balance runtime 以及 optimization results.
6. (For 隱藏版測資) 請入圍的人各自提供三組 dofiles 用來執行你自己的程式，也就是說，你可以有不同的 scripts 來 run 你的程式以獲得最佳的解。歡迎配合你自行開發的 commands 與 options。其他詳細規定會另行通知入圍者。
7. 隱藏版測資評分公式：由益華電腦提供，並由授課老師負責評測，分數會在決賽現場當場公佈。
8. 決賽報告時間每組 5 分鐘，報告內容請省略 Fraig 之原理與基本的演算法等等，資料結構則以說明你的特別之處為主，演算法與效能分析請配合實驗結果一起說明，\*\*注意\*\*，實驗結果可使用你的任何原生程式碼 (i.e. 自行開發，不要使用他人現成的 code)，不限於使用期末專題 deadline 前完成的 code，歡迎利用這段時間繼續改進與實驗你的期末專題，也歡迎在決賽時作簡單的 demo 以展現你的效能(如有必要，但還是要注意時間)。另外，請上傳決選報告時使用的程式碼以備查 (deadline 與 Ceiba 鏈結將另行公告)。
9. 如有未盡事宜，授課老師有權進行修正，並在 Ceiba/FB PO 文公告。
10. 預計選取特優一名(~\$30,000 之獎品)、優勝兩名(~\$15,000 之獎品)、佳作兩名(~\$10,000 之獎品)、以及入選獎五名 (~\$4,000 之獎品)。