{"payload":{"header_redesign_enabled":false,"results":[{"id":"523146793","archived":false,"color":"#b2b7f8","followers":11,"has_funding_file":false,"hl_name":"BrianHGinc/Verilog-Floating-Point-Clock-Divider","hl_trunc_description":"Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":523146793,"name":"Verilog-Floating-Point-Clock-Divider","owner_id":89708447,"owner_login":"BrianHGinc","updated_at":"2022-08-11T02:04:14.737Z","has_issues":true}},"sponsorable":false,"topics":["verilog","verilog-hdl","verilog-components","clock-generator"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":93,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ABrianHGinc%252FVerilog-Floating-Point-Clock-Divider%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/BrianHGinc/Verilog-Floating-Point-Clock-Divider/star":{"post":"plX59pYGkiYVvXW7mfNe-QjE-0_LX17gtmAHRN2HlYfnkrKi8HL8cM2SvF-pcxwAbswT8Gejkywa2vLFZl5xJA"},"/BrianHGinc/Verilog-Floating-Point-Clock-Divider/unstar":{"post":"I9NrDavdKR4iU_D2wX5gNR5D1Hh1WMaAPEIcKUio2iq2ClwjGpj2SE_KS7UHr45EKKQaQfjZHpvOadtFytOLRw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"8vo7LnPPd2W9x5lX7iha39Usel9IX_9OtiMAC_y5sFb_wjB4yUPPf2kkfCKRWq6sJhfsa1pLmipEF0zOcQ1gqA"}}},"title":"Repository search results"}