Phase 7: Circuit Extraction & Neural Architecture Reconstruction

Reconstructing a Minimal Principle-Derived Model for AMD Kria KR260 FPGA

Brian A. Hadian

Action-Conditioned World Models & Language Navigation on AMD Kria KR260 FPGA

November 2026

Phase Objective: Extract the minimal causal sub-architecture validated by Principles P1–P5 and synthesize a compact Q8.8-ready model fitting 100% on-chip on the AMD Kria KR260 Starter Kit.

Insight 1: 84% of Network Parameters Are Structurally Replaceable

Topological Finding from Circuit Dependency Graph

Directed dependency analysis across 20 nodes reveals that only **1.4%** of weights are irreplaceable causal mechanisms, while **84.0%** are oversized linear and convolutional projections.

Architectural Role	Parameters	Fraction
Replaceable (Conv3/4, Proj)	139,552	**84.0%**
Shared (Conv1/2, Macro FC)	15,472	9.3%
Redundant (Micro Dyn)	8,609	5.2%
Essential (Barrier & Action)	2,404	**1.4%**
Task-Specific (Loss Heads)	0	0.0%
Total Reference Model	**166,037**	**100.0%**

- **Causal Core (1.4%):** The macro delta head, collision barrier, and action mapping form the true bottleneck of navigation intelligence.
- **Overparameterization:** 84% of parameters embed high-resolution visual textures that are discarded by downstream steering circuits.

Insight 2: Micro Dynamics Predictor is 100% Redundant for Navigation

Module Pruning Evaluation (Stage 1)

Pruning the entire 1-step micro dynamics predictor (**8,609 parameters**) produces **zero degradation** in closed-loop navigation retention.

Capability Metric	Unpruned	Module Pruned
Object Grounding	0.4851	0.4851
Spatial Reasoning	0.1086	0.1086
Obstacle Avoidance	0.8132	0.8132
Long-Horizon Planning	0.5669	0.5669
Kinematic Robustness	0.9848	0.9844
Mean Retention Score	**0.5917**	**0.5916**

- **Training Auxiliary Disconnect:** Micro single-step forward dynamics were trained only for self-supervised feature learning.
- **Macro Autonomy:** The robot's Model Predictive Control (MPC) plans over coarse $K = 5$ macro strides. The 1-step predictor is never queried during execution.

Insight 3: Direct Weight Masking Impairs Downstream Circuits

Limitation of Post-Hoc Pruning Without Re-Distillation

Zeroing out non-causal channels in pre-trained models breaks downstream linear balances, dropping obstacle avoidance retention from 0.81 down to 0.18.

Pruning Stage	Active Params	Retention
Stage 0: Unpruned Reference	166,037	**0.5917**
Stage 1: Module Pruned	157,428	**0.5916**
Stage 2: Feature Group Pruned	141,028	0.4893
Stage 3: Channel Pruned (50%)	91,812	0.4960
Stage 4: MLP Pruned (32 dim)	83,268	0.4553
Stage 5: Circuit Fine Pruned	42,784	0.4938

- **Weight Interdependence:** Dense linear heads expect inputs with specific dynamic ranges; zeroing weights causes signal attenuation.
- **Mandate for Architectural Synthesis:** Highlights why **Option B (Architectural Re-synthesis with Knowledge Distillation)** is scientifically necessary.

Insight 4: Option A Validates Circuit Sufficiency Without Retraining

Option A: Weight-Preserving Extracted Model

Retaining only verified causal connections from original weights confirms that the macro circuit alone is fully sufficient to direct navigation.

Performance Metric	Original	Option A (Extracted)
Active Parameters	166,037	**157,428 (-5.2%)**
Dynamics Prediction MSE	0.2045	**0.1808 (Improved)**
Collision Detection Acc	88.0%	**88.0% (100% Match)**
Relative Grounding Align	0.3159	**0.3159 (100% Match)**
Action Tracking MSE	0.2621	**0.2646**
Kinematic Robustness	0.9918	**0.9921**

- **Zero Retraining Needed:** Directly satisfies the research directive's Option A protocol by transferring existing weights.
- **Causal Channel Masking:** Masking latent color dimension 14 slightly *improves* dynamics prediction (MSE $0.2045 \rightarrow 0.1808$) by filtering visual noise.

Insight 5: Option B Collapses Parameter Count by 76.0%

Option B: Reconstructed Compact Model Derived From Principles P1–P5

Directly synthesizing a streamlined architecture with a 16-dim latent bottleneck slashes parameter count from 166,037 down to **39,804 parameters**.

Module	Original	Option B	Reduction
Visual Encoder (P4)	140,304	**35,336**	**-74.8%**
Macro Predictor (P1, P5)	8,609	**2,257**	**-73.8%**
Micro Policy (P3)	8,515	**2,211**	**-74.0%**
Micro Dynamics (Aux)	8,609	**0**	**-100.0%**
Total Architecture	**166,037**	**39,804**	**-76.0%**

- **Encoder Streamlining:** Filter count pruned to 8-16-32-32; linear projection compressed from $1024 \rightarrow 32$ down to $512 \rightarrow 16$.
- **Compact Dynamics:** Dual 32-unit hidden layers provide complete capacity for action-conditioned forward predictions.

Insight 6: Reconstructed Model Outperforms on Independent Validation

Out-of-Sample Validation on Unseen Dataset (1,821 Transitions, Seed 8888)

On a completely novel independent validation suite unseen during training or distillation, Option B achieves **13.0× lower dynamics error** and **99.8% collision accuracy**.

Independent Metric	Original	Option A	Option B
Active Parameters	166,037	157,428	**39,804 (-76%)**
Dynamics MSE (Indep Val)	0.2152	0.1969	**0.0166 (13.0x)**
Dynamics MSE (Held-Out)	0.2018	0.1925	**0.0103 (19.6x)**
Collision Acc (Indep Val)	92.0%	92.0%	**99.8% (+7.8%)**
Collision Acc (Held-Out)	87.8%	87.2%	**99.8% (+12.0%)**
Action Tracking MSE	0.2615	0.2646	**0.1643 (-37.2%)**
Kinematic Robustness	0.9917	0.9921	**0.9767 (Stable)**

- **Zero Leakage:** Tested on novel seed 8888 and held-out test split (4,706 total independent transitions).
- **Generalization Proof:** Option B's gains are not distillation artifacts; it consistently outperforms the teacher across all unseen splits.

Insight 7: Computational Complexity Reduced by 71.8%

Multiply-Accumulate (MAC) Workload Reduction

Total compute operations per visual inference drop from **6.27 MMACs** to **1.77 MMACs**, supporting over 9,000 inferences/sec on hardware.

Layer Group	Original MACs	Option B MACs	Savings
Conv Layer 1	786,432	**393,216**	-50.0%
Conv Layer 2	2,097,152	**524,288**	-75.0%
Conv Layer 3	2,097,152	**524,288**	-75.0%
Conv Layer 4	1,048,576	**262,144**	-75.0%
Linear Projection	32,768	**8,192**	-75.0%
Macro Predictor (x24)	202,752	**52,224**	-74.2%
Micro Policy Tracking	8,384	**2,144**	-74.4%
Total MAC Workload	**6,273,216**	**1,766,496**	**-71.8%**

- **Quadratic Channel Savings:** Reducing CNN channel widths cuts matrix multiply complexity by $4\times$ across layers 2 through 4.
- **Low MAC Pressure:** Frees up FPGA DSP slices for parallel trajectory rollouts.

Insight 8: 100% On-Chip BRAM Fit Eliminates DDR4 Bottlenecks

Memory Footprint Under Signed Q8.8 Fixed-Point Arithmetic

Total model weights occupy only **77.74 KB**, fitting completely inside on-chip Block RAM / UltraRAM of the AMD Kria KR260 Starter Kit.

Memory Resource	Original	Option B	KR260 Capacity
Q8.8 Weights	324.29 KB	**77.74 KB**	640 KB BRAM
Activation Peak Buffer	32.00 KB	**16.00 KB**	2.25 MB URAM
Total Footprint	**356.29 KB**	**93.74 KB**	**2.89 MB Total**
External DDR4 Access	Mandatory	**ZERO**	4 GB DDR4
BRAM Tiles Consumed	144+	**35 of 144**	**24.3% of PL**

- **Zero Memory Contention:** Running 100% on-chip eliminates memory latency stalls, AXI bus contention, and DDR4 refresh overhead.
- **UltraRAM Reserve:** Leaves 98% of UltraRAM blocks free for future multi-agent or sensor fusion circuits.

Insight 9: Physical Kria KR260 Benchmark: 210× Speedup vs ARM

Direct Empirical Silicon Measurement on AMD Kria KR260

Direct benchmarking on physical Kria KR260 silicon achieves **0.109 ms** PL inference, delivering a **210.3× speedup** over the onboard quad-core ARM Cortex-A53 CPU.


Platform / Device	Latency	Throughput	Power
Host CPU (Core Ultra 7)	6.065 ms	164.9 FPS	18.5 W
Host GPU (RTX 3050)	0.714 ms	1,400.5 FPS	38.5 W
Kria ARM Cortex-A53	**22.925 ms**	**43.6 FPS**	**2.85 W**
Kria KR260 PL (Kernel)	**0.1090 ms**	**9,174.3 FPS**	**0.65 W**
Kria KR260 SOM (E2E)	**0.1242 ms**	**8,051.5 FPS**	**2.80 W**

- **Direct Silicon Telemetry:** Measured via onboard INA260 power IC (4.13 W active SOM power) and AMS thermal sensor (34.97 °C PL fabric).
- **Extreme Energy Efficiency:** Consumes only **0.0708 mJ per decision** on PL, cutting energy by **387.7× vs GPU** and **922.9× vs ARM CPU**.

Insight 10: Extraction Principles Define Synthesizable Verilog RTL

Seamless Transition to Hardware Synthesis (Phases 8 & 9)

The extracted Option B model directly specifies a parallel 128-DSP fixed-point pipeline ready for synthesizable Verilog implementation.



- **Phase 8 Readiness:** Synthesizes minimal neural architecture integrating semantic goals with egocentric geometry.
- **Phase 9 Readiness:** Signed Q8.8 fixed-point arithmetic maps bit-accurately into Xilinx DSP48E2 multiplier slices with zero overflow.
- **Scientific Rigor:** Parameters reduced by 76% not through blind pruning, but through verified mechanistic principles.