Phase 9: Translate Discovered Circuits into FPGA Hardware

Production RTL Synthesis, Verification, and Heterogeneous Benchmarking on AMD Kria KR260

Brian A. Hadian

November 2026

Advanced Agentic AI & Embedded Systems Research
Project Hephaestus: Action-Conditioned World Models on FPGA

Insight 1: 76% Parameter Compression Enables 100% On-Chip BRAM Fit

Complete Memory Residency in AMD Kria KR260 Block RAM

The extracted 39,804-parameter architecture requires only **77.74 KB** of signed Q8.8 memory, fitting entirely within **35 of 144 BRAM tiles** with **0.0 MB/s external DRAM bandwidth**.


Hardware Resource	Required (Opt B)	Available (KR260)	Utilization
Weight Storage (Q8.8)	**77.74 KB**	640 KB BRAM	**12.1%**
Line Buffers (Conv1/2)	16.00 KB	640 KB BRAM	2.5%
Total 36Kb BRAM Tiles	**35 tiles**	144 tiles	**24.3%**
External DDR4 Bandwidth	**0.0 MB/s**	4,096 MB DDR4	**0.0% (Bypassed)**

- **Zero Off-Chip Memory Stalls:** Eliminates AXI memory bus contention, DDR4 refresh cycles, and DMA page faults.
- **Single-Cycle Access:** Dedicated dual-port BRAMs allow simultaneous parallel weight retrieval across all computational tiers.

Insight 2: Signed Q8.8 Maps Natively into UltraScale+ DSP48E2 Slices

Hardware-Native Single-Cycle Vector Multiply-Accumulate

Signed Q8.8 fixed-point arithmetic maps directly into AMD XCK26 **DSP48E2 (**27×18 **multiplier) slices** with zero logic cascading or soft-float emulation.



- **Single-Slice Mapping:** 16-bit signed operands utilize only 16×16 of the native 27×18 multiplier, requiring exactly 1 DSP per MAC.
- **Low Resource Footprint:** Entire accelerator utilizes only **128 DSP slices (10.3%)** out of 1,248 available on the KR260 SOM.
- **48-Bit Overflow Protection:** Prevents dynamic accumulation overflow across 32-dimensional dot products.

Insight 3: Quantization Pareto Frontier Confirms Signed Q8.8 Dominance

Precision Sweeps Across 1,821 Independent Validation Transitions

Signed Q8.8 achieves near-FP32 parity ($E_{\text{rel}} = 0.0097$, Col Acc $= 99.33\%$) without dynamic scaling logic or weight clipping.

Format	Rel Error E_{rel}	Pred MSE	Col Acc	Weight Saturation
FP32 (Ref)	0.000000	0.014677	99.33%	0.00%
FP16	0.000341	0.014678	99.33%	0.00%
INT8 (Scaled)	0.009847	0.014827	99.33%	0.00% (Scale overhead)
Signed Q8.8	**0.009787**	**0.014894**	**99.33%**	**0.00% (Optimal)**
Q12.4	0.209756	0.068859	99.33%	0.00% (Noise collapse)

- **11.9x Dynamic Margin:** Latents bound strictly within $[-10.75, +10.75]$, perfectly accommodated by Q8.8 dynamic range $[-128.0, +128.0)$.
- **INT8 Hardware Penalty:** Standard INT8 requires costly per-layer floating-point requantization multipliers, whereas Q8.8 relies on hardwired bit shifts.

Insight 4: Multi-Step Autoregressive Rollout Remains Bounded Under Q8.8

Temporal Error Accumulation Across Rollout Horizons

Autoregressive state rollout error under signed Q8.8 remains bounded below **0.44 rad/m at $H = 10$ steps**, preserving trajectory topological fidelity.


Precision	$H = 1$ Drift	$H = 3$ Drift	$H = 5$ Drift	$H = 10$ Drift
FP16	0.0015	0.0031	0.0048	0.0092
INT8 (Scaled)	0.0399	0.0842	0.1323	0.2436
Signed Q8.8	**0.0433**	**0.1205**	**0.2141**	**0.4380**
Q12.4	0.9330	2.8140	4.7571	10.4769 (Diverges)

- **Stable Residual Dynamics:** Residual integration $S_{t+K} = S_t + T(S, A)$ prevents catastrophic error cascade in compact state spaces.
- **Catastrophic Q12.4 Divergence:** Inadequate fractional precision (only 4 bits) causes truncation feedback, exploding error to 10.48 m.

Insight 5: Dual AXI4-Lite & AXI4-Stream Interface Decouples Control from Vision

Modular Heterogeneous SoC Interconnect on Zynq UltraScale+

Top-level accelerator decouples high-bandwidth camera raster ingress (AXI4-Stream) from low-latency real-time register orchestration (AXI4-Lite).



- **Autonomous Coprocessor:** ARM CPU initiates macro planning with a single 32-bit register write, freeing cores for SLAM and navigation graphs.
- **Hardware IRQ Signal:** Done interrupt asserts within 1 clock cycle of completion, eliminating CPU polling loops.

Insight 6: Parallel Candidate Macro MPC Predictor Core Executes in 21.6 μs

High-Speed MPC Trajectory Pruning on Hardware

The synthesizable macro predictor core evaluates candidate state transitions and safety barrier logits in just **4,327 clock cycles (**21.64 μ**s at 200 MHz)**.

Execution Stage	Layer Dimensions	Cycles	Time @ 200MHz
FC1 Layer	$19 \rightarrow 32$ (ReLU)	608	3.04 μs
FC2 Layer	$32 \rightarrow 32$ (ReLU)	1,024	5.12 μs
Delta Head	$32 \rightarrow 16$ (Linear)	512	2.56 μs
Collision Head	$32 \rightarrow 1$ (PWL Sigmoid)	32	0.16 μs
Residual Vector Add	$S_k + \Delta S_k$	16	0.08 μs
Micro Steering Core	$32 \rightarrow 32 \rightarrow 3$ (Tanh)	2,135	10.68 μs
Total Chained Pass	**Dual-Rate Pipeline**	**4,327**	**21.64 μs**

- **Sub-Millisecond 24-Action MPC:** Evaluating 24 candidate actions in parallel completes in under **0.52 ms**, unlocking real-time horizon search.
- **Fused Barrier Evaluation:** Collision head executes in lockstep with delta head, pruning dangerous actions with zero latency penalty.

Insight 7: Self-Checking Testbench Validates 100% Bit-Exact Equivalence

Complete Hardware Equivalence Across All Synthesized Modules

Hardware execution in Verilog RTL matches the bit-exact fixed-point software model with **zero numerical deviation**: $\|y_{\text{RTL}} - y_{\text{Q8.8}}\|_2 \equiv 0.000000$.

Output Word Group	Outputs Verified	Bit Discrepancies	Status
Next State S_{t+K} (Q8.8)	16 / 16 words	**0 / 16**	**Bit-Exact Match**
Collision Prob $B(S, A)$	1 / 1 word	**0 / 1**	**Bit-Exact Match**
Motor Action $[v_x, v_y, \omega_z]$	3 / 3 words	**0 / 3**	**Bit-Exact Match**
Total Verified Outputs	**20 / 20 words**	**0 mismatches**	**PASSED (Error=0)**

- **Icarus Verilog Simulation:** Rigorously simulated via ‘iverilog -g2012‘ and ‘vvp‘, confirming exact AXI register protocol behavior.
- **Cycle-Accurate Match:** Measured 4,327 clock cycles matches theoretical hardware cost model with 100% fidelity.

Insight 8: Safety Barrier Linear Hyperplane Yields Zero Decision Flips

Behavioral Concordance Near Obstacle Boundaries

Fixed-point quantization produces **100.0% safety barrier concordance** and **0.9999 action cosine similarity**, eliminating near-obstacle decision flutter.

Behavioral Metric	FPGA vs. FP32 PyTorch	Scientific Implication
Next State Rel Error E_{rel}	0.010244	Retains Latent Geometry
Motor Action Rel Error E_{rel}	0.052476	Smooth Motor Dispatch
Action Cosine Alignment	**0.9999**	**Identical Heading Direction**
Barrier Concordance	**100.00%**	**Zero Collision Decision Flips**

- **Principle P5 Verified on Silicon:** The collision safety barrier represents a robust linear hyperplane; Q8.8 rounding noise never crosses the $\gamma = 0.5$ boundary.
- **Kinematic Smoothness:** High cosine similarity ensures smooth Mecanum steering without wheel jerk or chatter.

Insight 9: FPGA Accelerator Slashes Latency by 6.5× and Energy by 387× vs GPU

Heterogeneous Performance Benchmark Directly on AMD Kria KR260

AMD Kria KR260 PL executes in **0.109 ms at 0.65 W**, delivering **0.071 mJ per inference** (a **210.3× speedup** over ARM CPU and **387.7× lower energy** than RTX 3050 GPU).

Platform	Median Latency	Throughput	Power	Energy / Inf.
Host CPU (Core Ultra 7)	4.417 ms	226 FPS	28.0 W	123.68 mJ
Laptop GPU (RTX 3050)	0.714 ms	1,400 FPS	38.5 W	27.49 mJ
Kria ARM CPU (Cortex-A53)	22.925 ms	43.6 FPS	2.85 W	65.34 mJ
AMD Kria KR260 (PL)	**0.109 ms**	**9,172 FPS**	**0.65 W**	**0.071 mJ (387x cut)**
AMD Kria KR260 (E2E)	**0.124 ms**	**8,050 FPS**	**2.80 W**	**0.348 mJ (79x cut)**

- **210x Speedup vs. ARM CPU:** Offloading from Cortex-A53 to PL drops latency from 22.9 ms to 0.109 ms.
- **Live Telemetry Verified:** Onboard INA260 power IC measures 4.13 W total SOM power with PL operating at 34.97 °C.

Insight 10: End-to-End Autonomous Control Loop Closes in 3.47 ms

Deterministic Real-Time Robotic Navigation at 287 Hz

Complete closed-loop sense-plan-act loop executes in **3.47 ms**, providing **28× timing headroom** over the 10 Hz robot actuation cycle.

Subsystem Phase	Execution Latency	Budget Fraction
Camera Sensor Exposure	2.500 ms	72.0%
AXI DMA Latent Transfer	0.015 ms	0.4%
FPGA Hardware Inference	**0.109 ms**	**3.1%**
Safety Trajectory Check	0.050 ms	1.4%
CAN-Bus Motor Dispatch	0.800 ms	23.0%
Total Closed-Loop Cycle	**3.474 ms (287 Hz)**	**100.0%**

- **Hard Real-Time Guarantee:** Measured P99 latency is 3.477 ms (less than 4 μs jitter), eliminating operating system timing glitches.
- **Ready for Phase 10 Validation:** Demonstrates that extracted mechanisms form a viable, deployable physical intelligence architecture.