OTTER (RV32I) Assembly Instructions

1 Base Instructions

U	Format	Base Instruction	Name	Description (in Verilog)
Jalr rd, imm	U	lui rd,imm	Load Upper Immediate	$R[rd] = \{imm, 12'b0\}$
Jalr rd,rs1,imm	U	auipc rd,imm	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$
Section Sect	J	jal rd,imm	Jump and Link	R[rd] = PC+4;
B			•	$PC = PC + \{imm, 1'b0\}$
B	I	jalr rd,rs1,imm	Jump and Link Register	R[rd] = PC+4;
B		•		PC = R[rs1] + imm
B	В	beq rs1,rs2,imm	Branch Equal	$if(R[rs1] == R[rs2]) PC = PC + \{imm, 1'b0\}$
B bgc rs1,rs2,imm Branch Greater than Equal if(R[rs1] >= R[rs2]) PC=PC+imm,1'b0 if(R[rs1] <= R[rs1] >= R[rs2]) PC=PC+imm,1'b0 if(R[rs1] <= R[rs1] >= R[rs2]) PC=PC+imm,1'b0 if(R[rs1] <= R[rs2]) PC=PC+imm,1's0 if(R[rs1] <= R[rs2]) PC=PC+imm,1's0 if(R[rs1] <= R[rs2]) PC=PC+imm,1's0 if(R[rs1] <= R[rs2]) PC=PC+imm,1's0 if(R[rs1] <= R[rs2]) PC=PC+imm,1'	В	bne rs1,rs2,imm	Branch Not Equal	$if(R[rs1]!=R[rs2]) PC=PC+\{imm,1'b0\}$
B	В	blt rs1,rs2,imm	Branch Less Than	$if(R[rs1] < R[rs2]) PC = PC + \{imm, 1'b0\}$
B bgeu rs1,rs2,imm	В	bge rs1,rs2,imm	Branch Greater than Equal	if(R[rs1] >= R[rs2]) PC=PC+imm,1'b0
I	В	bltu rs1,rs2,imm	Branch Less Than Unsigned	if(R[rs1] < R[rs2]) PC = PC + imm, 1'b0
I	В	bgeu rs1,rs2,imm	Branch Greater than Equal Unsigned	if(R[rs1]>=R[rs2]) PC=PC+imm,1'b0
I	I	lb rd,imm(rs1)	Load Byte	R[rd] = 24' $bM[R[rs1]+imm](7),M[R[rs1]+imm](7:0)$
I	I	<pre>lh rd,imm(rs1)</pre>	Load Half	R[rd] = 16' $bM[R[rs1]+imm](7),M[R[rs1]+imm](15:0)$
I	I	<pre>lw rd,imm(rs1)</pre>	Load Word	R[rd] = M[R[rs1] + imm]
S sb rs2,imm(rs1) Store Byte M[R[rs1]+imm](7:0) = R[rs2](7:0) S sh rs2,imm(rs1) Store Half M[R[rs1]+imm](15:0) = R[rs2](15:0) S sw rs2,imm(rs1) Store Word M[R[rs1]+imm] = R[rs2] I addi rd,rs1,imm Add Immediate R[rd] = R[rs1] + imm I sltiu rd,rs1,imm Set Less Than Immediate R[rd] = (R[rs1] < imm)? 1 : 0	I	<pre>lbu rd,imm(rs1)</pre>	Load Byte Unsigned	R[rd] = 24'b0, $M[R[rs1] + imm](7:0)$
S sh rs2,imm(rs1) Store Half M[R[rs1]+imm](15:0) = R[rs2](15:0) S sw rs2,imm(rs1) Store Word M[R[rs1]+imm] = R[rs2] I addi rd,rs1,imm Set Less Than Immediate R[rd] = R[rs1] + imm I sltir rd,rs1,imm Set Less Than Immediate Unsigned R[rd] = (R[rs1] < imm) ? 1 : 0		<pre>lhu rd,imm(rs1)</pre>	Load Half Unsigned	R[rd] = 16'b0, M[R[rs1] + imm](15:0)
S sw rs2,imm(rs1) Store Word M[Rrs1]+imm] = R[rs2] I addi rd,rs1,imm Add Immediate R[rd] = R[rs1] + imm I stti rd,rs1,imm Set Less Than Immediate Unsigned R[rd] = (\$signed(R[rs1]) < \$signed(imm)) ? 1 : 0		sb rs2,imm(rs1)	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		sh rs2,imm(rs1)	Store Half	M[R[rs1]+imm](15:0) = R[rs2](15:0)
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	\mathbf{S}	<pre>sw rs2,imm(rs1)</pre>	Store Word	M[R[rs1]+imm] = R[rs2]
Sltiu rd,rs1,imm	I	addi rd,rs1,imm	Add Immediate	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I	slti rd,rs1,imm		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I	sltiu rd,rs1,imm	Set Less Than Immediate Unsigned	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I	xori rd,rs1,imm		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I	ori rd,rs1,imm	Or Immediate	$R[rd] = R[rs1] \mid imm$
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		andi rd,rs1,imm		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I	slli rd,rs1,imm		$R[rd] = R[rs1] \ll imm(4:0)$
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I	srli rd,rs1,imm	Shift Right Logical Immediate	. , . , ,
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		srai rd,rs1,imm		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			Add	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				
R sltu rd,rs1,rs2 Set Less Than Unsigned R[rd] = (R[rs1] < R[rs2]) ? 1 : 0			=	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				
R srl rd,rs1,rs2 Shift Right Logical R[rd] = R[rs1] >> R[rs2](4:0) R sra rd,rs1,rs2 Shift Right Arithmetic R[rd] = \$signed(R[rs1]) >>> R[rs2](4:0) R or rd,rs1,rs2 Or R[rd] = R[rs1] R[rs2] R and rd,rs1,rs2 And R[rd] = R[rs1] & R[rs2] csrrw rd,csr,rs1 csrrw R[rd] = csr, csr = R[rs1]		sltu rd,rs1,rs2		
R sra rd,rs1,rs2 Shift Right Arithmetic R[rd] = \$signed(R[rs1]) >>> R[rs2](4:0) R or rd,rs1,rs2 Or R[rd] = R[rs1] R[rs2] R and rd,rs1,rs2 And R[rd] = R[rs1] & R[rs2] csrrw rd,csr,rs1 csrrw R[rd] = csr, csr = R[rs1]				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			9 9	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			9	
csrrw rd,csr,rs1 csrrw $R[rd] = csr, csr = R[rs1]$				
	R		And	
		csrrw rd,csr,rs1		
		mret	mret	PC = mepc

Table 1: OTTER (RV32I) Instructions.

2 Psuedo Instructions

pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	auipc rd, delta $[31:12]$ + delta $[11]$ addi rd, rd, delta $[11:0]$	Load absolute address, where delta = symbol - pc
lw rd, symbol	$\begin{array}{ll} \texttt{auipc rd, delta}[\texttt{31:12}] + \texttt{delta}[\texttt{11}] \\ \texttt{lw rd, delta}[\texttt{11:0}] (\texttt{rd}) \end{array}$	Load global
sw rd, symbol, rt	auipc rt, delta[31:12] + delta[11] sw rd. delta[11:0](rt)	Store global

The base instructions use pc-relative addressing, so the linker subtracts pc from symbol to get delta. The linker adds delta[11] to the 20-bit high part, counteracting sign extension of the 12-bit low part.

non	addi x0, x0, 0	No operation
nop li rd, immediate	Myriad sequences	Load immediate
•	0 1	
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
seqz rd, rs	sltiu rd, rs, 1	Set if = zero
snez rd, rs	sltu rd, x0, rs	Set if \neq zero
sltz rd, rs	slt rd, rs, x0	Set if $<$ zero
sgtz rd, rs	slt rd, x0, rs	Set if > zero
beqz rs, offset	beq rs, x0, offset	Branch if $=$ zero
bnez rs, offset	bne rs, x0, offset	Branch if \neq zero
blez rs, offset	bge x0, rs, offset	Branch if \leq zero
bgez rs, offset	bge rs, x0, offset	Branch if \geq zero
bltz rs, offset	blt rs, x0, offset	Branch if $<$ zero
bgtz rs, offset	blt x0, rs, offset	Branch if $>$ zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if \leq
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if \leq , unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, 0(rs)	Jump register
jalr rs	jalr x1, 0(rs)	Jump and link register
ret	jalr x0, 0(x1)	Return from subroutine
call offset	auipc x1, offset[31:12] + offset[11]	Call far-away subroutine
	jalr x1, offset[11:0](x1)	•
tail offset	auipc x6, offset[31:12] + offset[11]	Tail call far-away subroutine
	jalr x0, offset[11:0](x6)	•
fence	fence iorw, iorw	Fence on all memory and I/O

Table 2: RISC-V pseudoinstructions.

3 RV32I Registers

Table 3 lists the assembler mnemonics for the x and f registers and their role in the first standard calling convention.

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
х3	gp	Global pointer	_
x4	tp	Thread pointer	_
x5	t0	Temporary/alternate link register	Caller
x6-7	t1-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller

Table 3: Assembler mnemonics for RISC-V integer and floating-point registers, and their role in the first standard calling convention.

4 Memory




Figure 1: Memory Allocations

5 Instruction Format Listing

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	funct7				rs2	r	s1	fun	ct3	r	d	ope	code	R-type
	ir	nm[11:0)]		r	s1	fun	ct3	ı	d	ope	code	I-type
	imm[11:5	<u>[</u>			rs2	r	s1	fun	ct3	imn	n[4:0]	ope	code	S-type
i	mm[12 10	:5]			rs2	r	s1	fun	ct3	imm[4:1 11]	ope	code	B-type
				im	m[31:12]					r	d	ope	code	U-type
	imm[20 10:1 11 19:12]					r	d	ope	code	J-type				

RV32I Base Instruction Set

		Dase Histi	action be		0445	7
	imm[31:12]			rd	0110111	LUI
	imm[31:12]	rd	0010111	AUIPC		
	$\lim_{z \to 0} [20 10:1 11 19]$			rd	1101111	JAL
imm[11:		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	$_{\mathrm{BGE}}$
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:		rs1	000	rd	0000011	LB
imm[11:		rs1	001	rd	0000011	LH
imm[11:		rs1	010	rd	0000011	LW
imm[11:		rs1	100	rd	0000011	LBU
imm[11:		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	1	rs1	000	rd	0010011	ADDI
imm[11:	,	rs1	010	rd	0010011	SLTI
imm[11:		rs1	011	rd	0010011	SLTIU
imm[11:	1	rs1	100	rd	0010011	XORI
imm[11:	,	rs1	110	rd	0010011	ORI
imm[11:		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

Table 4: RV32I Instruction Formats

31	30	20	19	12	11	10	5 4	4 1	0	
		— inst[3	1] —			inst[30:25]		inst[24:21]	inst[20]	I-immediate
									•	•
		inst[3	51] —			inst[30:25]		inst[11:8]	inst[7]	S-immediate
	— i	inst[31] —	-		inst[7]	inst[30:25]		inst[11:8]	0	B-immediate
										_
inst[31]	inst[3]	0:20]	inst[19:12]			_	0	_		U-immediate
										-
	$-\inf[31]$ -	_	inst[19:12]	i	nst[20]	inst[30:25]		inst[24:21]	0	J-immediate

Figure 2: Types of immediate produced by RISC-V instructions. The fields are labeled with the instruction bits used to construct their value. Sign extension always uses inst[31].

Prefix	Symbol	Size	Size
		(Power of 10)	(Power of 2)
kilo-	K	10^{3}	2^{10}
mega-	M	10^{6}	2^{20}
giga-	G	10^{9}	2^{30}
tera-	Т	10^{12}	2^{40}
peta-	Р	10^{15}	2^{50}
exa-	E	10^{18}	2^{60}
zetta-	Z	10^{21}	2^{70}
yotta-	Y	10^{24}	2^{80}

Table 5: Size prefixes and symbols

6 Machine/System Instruction Format Listing

31	27	26	25	24	20	19	15	14	12	11	7	6	0	
	iı	nm[11:0]		rs	s1	fun	ct3	$_{ m rd}$		op	code	I-type

RV32 Machine/System Instructions

csr		rs1	001	rd	1110011	CSRRW
0011000	00010	00000	000	00000	1110011	MRET

Table 6: RV32 Machine/System Instruction Formats

pseudoinstruction	Base Instruction	Meaning
csrr rd, csr	csrrs rd, csr, x0	Read CSR
csrw csr, rs	csrrw x0, csr, rs	Write CSR
csrs csr, rs	csrrs x0, csr, rs	Set bits in CSR

Table 7: Pseudoinstructions for accessing control and status registers.