

Computer Systems Architecture

Homework 3

(Note TAs are still making a key, so they may make slight changes to this document.)

Memory Hierarchy

For all problems assume the address is 32bits.

Problem 1

a) What are the sizes of tag, index, and offset fields (in bits) for a cache of size 1MB,

a block size of 32 bytes, and 2-way associativity?

Index size: $1\text{MB} = 2^{20} \text{S}$

$S = 2^{14}$

$\lg(S) = 14 \text{ bits}$

Offset: $\lg(32) = 5 \text{ bits}$

Tag: $32 - 5 - 14 = 13 \text{ bits}$

Tag sizes: 13bits

Index sizes: 14bits

Offset sizes: 5bits

b) A 32KB cache has 16 byte blocks. What is the associativity of this cache if the cache tag size is 19 bits?

Offset: $\lg(16) = 4 \text{ bits}$

Index: $32 - 4 - 19 = 9 \text{ bits}$

$32\text{KB} = n \cdot 2^9 \cdot 16$

$2^5 \cdot 2^{10} = 2^9 \cdot 2^4 \cdot n$

$n = 2^2$

$n = 4$

4 way associative

Problem 2

What is the L2 hit time at which adding an L2 cache to the hierarchy is not profitable,

given that an average L2 miss rate is 10%?

L1 miss penalty: m_1

L2 hit time: h_2

L2 miss penalty: m_2

L2 miss rate is 10%

To show that add an L2 cache to the hierarchy is not profitable means:

$L1 \text{ miss penalty} \leq L2 \text{ hit time} + (L2 \text{ miss penalty}) \cdot (L2 \text{ miss rate})$

$$m_1 \leq h_2 + m_2 \cdot 0.1$$

$$h_2 \geq m_1 - m_2 \cdot 0.1$$

Problem 3

Draw a detailed block diagram of a 24KB, 3-way set-associative cache with 32B blocks. Show the size and widths of all the fields in the SRAM.

Index sizes :

$$24KB = 3 \cdot 32 \cdot S$$

$$S = 2^8$$

$$\lg(2^8) = 8 \text{ bits}$$

Offset sizes:

$$\lg(32) = 5 \text{ bits}$$

Tag sizes:

$$32 - 5 - 8 = 19 \text{ bits}$$

b) What is the effect of this cache on the CPI?

The CPI increase the amount of the miss in cache.

Assume Miss penalty cycles is m_1

Without $X\%$ write back:

$$h_1 + m_1 * MR$$

$$h_1 + m_1 * MR + m_1 * MR * X\% - h_1 + m_1 * MR = m_1 * MR * X\%$$

The amount of increase in CPI is $m_1 * MR * X\%$