


Top-Level Architecture

FIG. 01

aes128_iterative_core | 128-bit iterative encryption | 10 key-expansion clocks + 10 round clocks



→ State / Data → Round Key - - -> Control / address / clock

Matching control labels denote the same net.

rst: synchronous, active high; resets Controller and State Register only. Round Key Registers have no reset.