



SUBJECT : VLSI Design

SUBJECT CODE : 2EC501

VLSI Project

TITLE OF PROJECT :

2 to 4 Decoder

SUBMITTED TO

**Prof. Piyush Bhatasana
Prof. Akash Mecwan**

Submitted By

BRIJESH PATEL (20BEC083)

❖ Abstract


In this assignment, a static complementary metal-oxide semiconductor-based 2 to 4 bit decoder is introduced (CMOS). The gate level diagram is created using the Boolean Expression as a foundation, the truth table and gate level circuit of the decoder have first been presented. The Stick Diagram of the Circuit, which is derived from the CMOS Implementation Diagram, serves as the framework for the Microwind Design Layout. Microwind simulations at 120 nm demonstrate how the various observed parameters change depending on the input.

❖ INTRODUCTION TO LINE DECODERS

A decoder is a multiple-input, multiple-output logic circuit that changes coding from input to output, when the input and output codes are different. In most cases, the input code is less than the output code in terms of bits, and the words of the input code are mapped exactly onto the words of the output code.

❖ Binary decoder

Binary decoder has n-bit input lines and 2^n output lines. It can be 2-to-4, 3-to-8 and 4-to-16 line configurations. Binary decoder can be easily constructed using basic logic gates. 2 to 4 decoder can be easily implemented with structural and behavioral modelling.



❖ Find out the optimized Boolean equation (If not given).


$$D0 = A0'.A1'$$

$$D1 = A0'.A1$$

$$D2 = A0.A1'$$

$$D3 = A0.A1$$

❖ Draw the optimized gate level circuit diagram.



❖ Truth Table for 2 to 4 Decoder



In this type of decoders, decoders have two inputs namely A_0 , A_1 , and four outputs denoted by D_0 , D_1 , D_2 , and D_3 . As you can see in the following truth table – for every input combination, one o/p line is turned on.

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

A_0, A_1 : Select input



D_0, D_1, D_2, D_3 : output

❖ Find an equivalent CMOS inverter circuit.



Transistors Count : 16

❖ In Microwind CMOS inverter circuit.



- ❖ For CMOS/MOS implementation, what input patterns give the lowest output resistance when the output is low? What is the value of that resistance?

Ans.

Lowest output Resistance

Here we are considering $R=20K$

For, VOH only PMOS is consider

No	NO. of transistor is ON	Active Transistor	Resistance
1.	2	$A_0 - A_1$	10K

For VOH when transistor $A_0 - A_1$ are on low

- ❖ For CMOS/MOS implementation, what input patterns give the lowest output resistance when the output is high? What is the value of that resistance?

For VOL, only NMOS is consider,

No	NO. of transistor is ON	Active Transistor	Resistance
1	1	A_0, A_1	20K
2	2	A_0, A_1	10k

For VOL when transistor C-A-B are on lowest output resistance is achieved.

→ As length and width of all transistors are same
 → Let, width of transistor is w and length is L .
 → equivalent $(\frac{w}{L})$ For parallel $A_0 - A_1$

$$(\frac{w}{L})_{eq(A_0, A_1)} = (\frac{w}{L})_{A_0} + (\frac{w}{L})_{A_1}$$

$$= 2(\frac{w}{L})$$

 → equivalent $(\frac{w}{L})$ For series $A_0 - A_1$

$$(\frac{w}{L})_{eq(A_0 - A_1)} = \frac{1}{\frac{1}{(\frac{w}{L})_{A_0}} + \frac{1}{(\frac{w}{L})_{A_1}}}$$


$$= \frac{w}{2L}$$

❖ Draw the transistor level schematic for CMOS/MOS implementation.

$$D_0 = \bar{A}_0 \cdot \bar{A}_1 \quad (0,0)$$

$$= (\bar{A}_0 + \bar{A}_1)$$


$$\bar{D}_0 = A_0 + A_1$$



$$D_1 = A_0 \cdot \bar{A}_1 \quad (1,0)$$

$$= (\bar{A}_0 + A_1)$$

$$\bar{D}_1 = \bar{A}_0 + A_1$$




$$D_2 = \bar{A}_0 \cdot \bar{A}_1 \quad (0,1)$$

$$= \bar{A}_0 + \bar{A}_1$$


$$= \bar{A}_0 + \bar{A}_1$$

$$D_2 = A_0 + \bar{A}_1$$



$$D_3 = A_0 \cdot A_1 \quad (1,1)$$

$$= \bar{A}_0 + \bar{A}_1$$



❖ State the various level of VOL corresponding to various transistor statuses.



class	A_0	A_1	$(W/L)_n$ equaion	V_{out}
1	OFF	OFF	No	0
2	ON	OFF	$(W/L)_n$	V_{OL1}
3	OFF	ON	$(W/L)_n$	V_{OL2}
4	ON	ON	$2(W/L)_n$	V_{OL3}

❖ Stick Diagram



- Blue: Metal.
- Red: Polysilicon.
- Green: N+ diffusion.
- Yellow: P+ diffusion.
- Black: Contacts.

❖ Stick Diagram



Stick diagram for D0 and D1 is given below




❖ Stick diagram for D2 and D3 is given below



❖ Layout



❖ Simulation:



❖ Measure the rise time, fall time, propagation delay and other parameters.

Rise time $T_{LH} = 22$ ps

Fall time $T_{HL} = 5$ ps

Propagation delay $= (T_{LH} + T_{HL})/2 = 27/2 = 13.5$ ps

❖ Applications of Decoder

- Robotic Vehicle with Metal Detector
- Decoder involve in the making of various electronic projects.
- It is used in high-performance memory- decoding or data-routing applications requiring very short propagation delay times.
- They are used in code conversions like binary to decimal, like the 2 to 4 decoder.
- It is used in data distribution as in de-multiplexing.

❖ Conclusion

In this assignment, a static complementary metal-oxide semiconductor-based 2 to 4 bit decoder is introduced (CMOS). The gate level diagram is created using the Boolean Expression as a foundation. For the reader's benefit, the truth table and gate level circuit of the decoder have first been presented. The Stick Diagram of the Circuit, which is derived from the CMOS Implementation Diagram, serves as the framework for the Microwind Design Layout. Microwind simulations at 120 nm demonstrate how the various observed parameters change depending on the input. The following observations have been made as well

- As the width of pMOS increases fall time decreases
- As the width of nMOS increases rise time decreases