

virtual address

p_1	p_2	p_3	d
-------	-------	-------	-----

physical memory

page table register

MMU

PTD

PTD

PD k

page table
(level 1)

page table
(level 2)

page table
(level 3)

d

physical address

k

d

