

Tomasulo Example

Instruction stream

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

•LD/ST专门保留站

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

3 Load/Buffers

Reservation Stations:

Time	Name	Busy	Op	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

FU count down

3 FP Adder R.S.
2 FP Mult R.S.

Register result status:

Clock

0

Clock cycle counter

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
FU									

Tomasulo Example Cycle 1

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Start</i>	<i>Exec Comp</i>	<i>Write Result</i>	Busy	Address
LD	F6	34+	R2	1			Load1	Yes 34+R2
LD	F2	45+	R3				Load2	No
MULTD	F0	F2	F4				Load3	No
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

Reservation Stations:

on Stations:				$S1$	$S2$	RS	RS
$Time$	$Name$	$Busy$	Op	V_j	V_k	Q_j	Q_k
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1	<i>FU</i>			Load1					

Tomasulo Example Cycle 2

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec</i>	<i>Exec</i>	<i>Write</i>	Busy	Address
				<i>Start</i>	<i>Comp</i>	<i>Result</i>		
LD	F6	34+	R2	1	2		Load1	Yes 34+R2
LD	F2	45+	R3	2			Load2	Yes 45+R3
MULTD	F0	F2	F4				Load3	No
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock																
	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>							
2	<i>FU</i>	Load2								Load1						

Note: Can have multiple loads outstanding

Tomasulo Example Cycle 3

Instruction status:

				Exec	Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Start	Comp	Result	Busy	Address
LD	F6	34+	R2	1	2	3	Load1	Yes 34+R2
LD	F2	45+	R3	2	3		Load2	Yes 45+R3
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD		R(F4)	Load2	
	Mult2	No					

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	FU	Mult1	Load2		Load1				

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?

Tomasulo Example Cycle 4

Instruction status:

Instruction	<i>j</i>	<i>k</i>		Issue	Exec Start	Exec Comp	Write Result	Load	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4		Load2	Yes	45+R3
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4						
DIVD	F10	F0	F6							
ADDD	F6	F8	F2							

WB是CDB广播, 所以这里
SUBD IS 阶段能从 Register
表中获取 F6 的值
而实际的寄存器地址是
用一拍写好, scoreboard
是这样, 所以它 R0 会在 WB
后一拍读

Reservation Stations:

Time	Name	Busy	Op	S1 Vi	S2 Vk	RS Oi	RS Ok
Add1	Yes	SUBD	M(A1)				Load2
Add2	No						
Add3	No						
Mult1	Yes	MULTD			R(F4)		Load2
Mult2	No						

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
4	FU	Mult1	Load2		M(A1)	Add1				

- Load2 completing; what is waiting for Load2?

Tomasulo Example Cycle 5

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3				Load3
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
3	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5									
	FU	Mult1	M(A2)		M(A1)	Add1	Mult2		

- Timer starts down for Add1, Mult1

Tomasulo Example Cycle 6

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6			
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6									
	<i>FU</i>	Mult1	M(A2)	Add2	Add1	Mult2			

- Issue ADDD here despite name dependency on F6?

Tomasulo Example Cycle 7

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Start</i>	<i>Exec Comp</i>	<i>Write Result</i>		Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No
LD	F2	45+	R3	2	3	4	5	Load2	No
MULTD	F0	F2	F4	3	6			Load3	No
SUBD	F8	F6	F2	4	6				
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	FU	Mult1	M(A2)		Add2	Add1	Mult2		

Tomasulo Example Cycle 8

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8									
FU	Mult1	M(A2)			Add2	Add1	Mult2		

- Add1 (SUBD) completing; what is waiting for it?

Tomasulo Example Cycle 9

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

Time	Name	Busy	Op	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
	Add1	No					
3	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
9									
	<i>FU</i>	Mult1	M(A2)		Add2	(M-M)	Mult2		

Tomasulo Example Cycle 10

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10			

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10									
FU	Mult1	M(A2)			Add2	(M-M)	Mult2		

Tomasulo Example Cycle 11

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec start</i>	<i>Exec Comp</i>	<i>Write Result</i>		Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No
LD	F2	45+	R3	2	3	4	5	Load2	No
MULTD	F0	F2	F4	3	6			Load3	No
SUBD	F8	F6	F2	4	6	8	9		
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6	10				

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
4	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
11	FU	Mult1	M(A2)		(M-M+N (M-M))	Mult2			

Tomasulo Example Cycle 12

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	12		

Reservation Stations:

Time	Name	Busy	Op	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
	Add1	No					
0	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
3	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
12	FU	Mult1	M(A2)	ADD2	(M-M)	Mult2			

- Add2 (ADDD) completing; what is waiting for it?

Tomasulo Example Cycle 13

Instruction status:

Instruction		<i>j</i>	<i>k</i>	<i>Exec Exec Write</i>					Busy	Address
				<i>Issue</i>	<i>Start</i>	<i>Comp</i>	<i>Result</i>			
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6			Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	12	13			

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
2	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
13	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

- All simple operation are end here.

Tomasulo Example Cycle 14

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6			Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	12	13	

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
1	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

Tomasulo Example Cycle 15

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	Load3	No
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	12	13	

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

- Mult1 (MULTD) completing; what is waiting for it?

Tomasulo Example Cycle 16

Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Start</i>	<i>Exec Comp</i>	<i>Write Result</i>	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6	10	12	13	

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1 Vj</i>	<i>S2 Vk</i>	<i>RS Qj</i>	<i>RS Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16	FU	M*F4	M(A2)	(M-M+M)	(M-M)	Mult2			

• Just waiting for Mult2 (DIVD) to complete

Tomasulo Example Cycle 17

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5	17			
ADDD	F6	F8	F2	6	10	12	13	

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
39	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
17	FU	M*F4	M(A2)		(M-M+M	(M-M)	Mult2		

Tomasulo Example Cycle 55

Instruction status:

				Exec	Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Start	Comp	Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5	17			
ADDD	F6	F8	F2	6	10	12	13	

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
55	FU	M*F4	M(A2)		(M-M+M)	(M-M)	Mult2		

Tomasulo Example Cycle 56

Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Start	Exec Comp	Write Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5	17	56		
ADDD	F6	F8	F2	6	10	12	13	

Reservation Stations:

Time	Name	Busy	Op	S1 <i>Vj</i>	S2 <i>Vk</i>	RS <i>Qj</i>	RS <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56	M*F4	M(A2)			(M-M+M	(M-M)	Mult2		

- Mult2 (DIVD) is completing; what is waiting for it?

Tomasulo Example Cycle 57

Instruction status:

				Exec	Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Start	Comp	Result	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1
LD	F2	45+	R3	2	3	4	5	Load2
MULTD	F0	F2	F4	3	6	15	16	Load3
SUBD	F8	F6	F2	4	6	8	9	
DIVD	F10	F0	F6	5	17	56	57	
ADDD	F6	F8	F2	6	10	12	13	

Reservation Stations:

on Stations:				$S1$	$S2$	RS	RS
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
57	FU	M*F4	M(A2)	(M-M+M	(M-M)	Result			

- Once again: In-order issue, out-of-order execution and out-of-order completion.