Chapter 4

1. 【书Exercise 4.8】 Suppose you could build a CPU where the clock cycle time was different for each instruction. What would the speedup of this new CPU be over the CPU presented in Figure 4.21 given the instruction mix below?

R-type/I-type (non-Id)	ld	sd	beq
52%	25%	11%	12%




FIGURE 4.21 The datapath in operation for a branch-if-equal instruction.

Use the results from 4.7:

clock cycle time for R/I type: 700ps

ld : 950 Sd : 905 beq : 705

The average time per instruction is

700 × 0.52 + 950 × 0.25 + 905 × 0.11 + 705 × 0.12 = 785.65 ps

If it is normal situation, clock cycle time is 950 ps

:. Speedup is
$$\frac{950}{785.65} = 1.21$$

2. Suppose you executed the code below on a version of the pipeline CPU that does not handle hazards. All registers are initialized to zero. Mem(1)=0xaa, Mem(9)=0xbb. The Branch takes place depending on the result of comparison in the stage of memory access.


main: addi x0, x0, 0x0addi x1, x0, 0x1addi x2, x0, 0x1addi x3, x0, 0x1addi x4, x0, 0x1x20,0x8(x1)lw andi x4, x20, 0x2ori x3,x4,0x8 and x5, x6, x7SW x7,0x1(x0)xor x8, x3, x2 addi x9, x1, 0x7lw x9,0x1(x0)and x10, x4, x3beq x9, x8, loop1addi x17, x8, 0x2add x11, x2, x4loop1: addi x13,x13, 1 andi x15, x8, 0x1x28, x9, x3 or

```
add x16,x10,x10
```

After the instructions running, the content of register x3 is (9), X4 is (0), x8 is (8), x17 is (10), x13 is (1).

3. Pipeline CPU Design

.....



1) Assume that al is initialized to AA and a2 is initialized to CC. Suppose you executed the code below on a version of the pipeline CPU without solving data hazards. Now please adopt a measure of software(add nop) to make the pipeling run correctly.


```
xori a1, a2, 10
add a3, a1, a2
addi t1, a1, 15
sub t2, a3, a2
```

2) After you modify the code, please draw the corresponding instruction for each level of pipeline under the fourth clock.


IF	ID	EX	MEM	WB
add	nop	nop	xori	
a3,a1,a2			a1,a2,10	

3) Now please adopt the measure of forwarding to deal with the data harzard. You have to draw the datapath for the forwarding.

Datapath of add a3,a1,a2



datapath of sub t2. a3. az



4) Suppose that the cycle time of this pipeline without forwarding is 200 ps.

Suppose also that adding forwarding hardware will reduce the number of NOPs from 0.5*n to 0.04*n, but increase the cycle time to 210 ps. What is the speed up of this new pipeline compared to the one without forwarding?

4) n instructions
without forwarding: 200 (n+0.5n)
with forwarding: 210 (n+0.04n)

: Speed-up is:
$$\frac{200 (n+0.5n)}{2(0 (n+0.04n))} = \frac{300}{2(8.4)}$$

= 1.37

Chapter 5

1. 书后 5.18 In this exercise, we will examine space/time optimizations for page tables. The following list provides parameters of a virtual memory system.

Virtual Address (bits)	Physical DRAM Installed	Page Size	PTE Size (byte)
43	16 GiB	4 KiB	4

- 1) For a single-level page table, 2^__31___(number) page table entries (PTEs) are needed. __8_GB physical memory is needed for storing the page table?
- 2) Using a multi-level page table can reduce the physical memory consumption of page tables by only keeping active PTEs in physical memory.

 __2___ levels of page tables will be needed if the segment tables (the upper-level page tables) are allowed to be of unlimited size.
- 3) Suppose the segments are limited to the 4 KiB page size (so that they can be paged). Is 4 bytes large enough for all page table entries (including those in the segment tables?(A)

 A. Yes B. No
- 4) __4___ levels of page tables are needed if the segments are limited to the 4 KiB page size.
- 2. A memory and cache subsystem uses byte-addressing, 32-bit address. Each row of the table below indicates a kind of cache, the "Cache feature" column of table describes the total size of cache data (not containing tag and

valid bit), cache kind, cache block size. A 32-bit memory address 0x22339AB contains 3 fields: tag, index, byte offset, some of these field's size(bit number of this field) or value should be filled into table blank below. You should use Hex-decimal number to fill into column "Index value(Hex)". Total cache size containing data block, tag and valid bit should also be filled into column "Tatal Size, KB"(KB means unit is KB-1024 byte, not byte), only number (not expression) is allowed to be filled into this colomn.

Cache feature	Index	Index	TAG size,	Tatal Size, KB
	value(Hex)	size, bits	bits	
64KB cache				
data,Direct-	0x0735	13	16	81
mapped,		13	10	
8 bytes/block				
512KB cache data,	0xce6			526
Direct-mapped,		13	13	
64 bytes/block				
512KB cache data,	0x6735			632
2-Way set		1 =	1 4	
associative		<mark>15</mark>	14	
8 bytes/block				
1024KB cache	0x9cd			1088
data, 8-Way set		12	15	
associative		12		
32 bytes/block				

Example value has been given in first question row.

3. For a two-way set associate cache design with a 32-bit address, the following bits of the address are used to access the cache.

Tag	Index	Offset
31-11	10-4	3-0

- 1) What is the cache block size(in words, 32bits/word)? 4
- 2) How many blocks does the cache have? ____256
- 3) The following byte-addressed cache reference are recorded.

0	4	16	20	1024	2048	4
How ma	any b	locks a	re repla	aced in L	RU?1	
What i	is th	e hit r	ratio	1/7		

4) List the final state of the cache after 3), with each valid entry represented as a record of <index, tag, data>

data mem[2048-2051]	tag I	index 0
mem[4-7]	0	0
mem[16-19]	0	1
mem[20–23]	0	1
mem[1024–1027]	0	64