


Tomasulo Example

Instruction stream




Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	 F30
10	FU								

Clock cycle counter










Register result status:








Register result status:




Note: Can have multiple loads outstanding






Reservation Stations:



SI

Register result status:





S2


RS

RS

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?







Load2 completing; what is waiting for Load2?





In	struction	ı stat	us:			Exec	Exec	Write			
	Instruction	n	j	k	Issue	Start	Comp	Resul	t	Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	
	MULTD	F0	F2	F4	3				Load3	No	
	SUBD	F8	F6	F2	4						
	DIVD	F10	F0	F6	5						
	ADDD	F6	F8	F2				11 11			
R	eservatio	on Sto	ations	:		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		3	Add1	Yes	SUBD	M(A1	M(A2)				
			Add2	No							
			Add3	No							
		10	Mult1	Yes	MULTI	M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			
D	•	7.					H	1			

Register result status:

· Timer starts down for Add1, Mult1





In	structio	n stai	tus:			Exec	Exec	Write			
	Instruction	n	j	k	Issue	Start	Comp	Resul	t	Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	
	MULTD	F0	F2	F4	3	6			Load3	No	
	SUBD	F8	F6	F2	4	6					
	DIVD	F10	F0	F6	5				11.00		
	ADDD	F6	F8	F2	6		- 1111				
Re	eservatio	on Sto	ations	s:		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		2	Add1	Yes	SUBD	M(A1)	M(A2)				
			Add2	Yes	ADDD		M(A2)	Add1			
			Add3	No							
		9	Mult1	Yes	MULTI) M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

· Issue ADDD here despite name dependency on F6?





Instruction status:					Exec	Exec	Write			
Instructi	on	j	k	Issue	Start	Comp	Resul	t	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4	5	Load2	No	-
MULTE	F0	F2	F4	3	6			Load3	No	
SUBD	F8	F6	F2	4	6					
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6			15 111			
Reservati	on Sto	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	1	Add1	Yes	SUBD	M(A1)) M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	8	Mult1	Yes	MULTE) M(A2)) R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1	114		

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	• • •	F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2			





In	struction	n stat	us:			Exec	Exec	Write			
	Instructio	n	j	k	Issue	start	Comp	Result	t	Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	
	MULTD	F0	F2	F4	3	6			Load3	No	
	SUBD	F8	F6	F2	4	6	8				
	DIVD	F10	FO	F6	5	_					
	ADDD	F6	F8	F2	6		-(11)				
R	eservatio	on Sto	ations	:		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		0	Add1	Yes	SUBD	M(A1)	M(A2)				
			Add2	Yes	ADDD		M(A2)	Add1			
			Add3	No							
		7	Mult1	Yes	MULTI) M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1	1.0		
מ	• • • • • • • • • • • • • • • • • • • •	1.									
K	egister r	PS1111	STATIL	7 •							

Register result status:

 Clock
 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 8
 FU
 Mult1
 M(A2)
 Add2
 Add1
 Mult2

· Add1 (SUBD) completing; what is waiting for it?



In	structio	n stai	tus:			Exec	Exec	Write			
	Instruction	n	j	k	Issue	start	Comp	Result	!	Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	1000
	MULTD	F0	F2	F4	3	6			Load3	No	
	SUBD	F8	F6	F2	4	6	8	9			
	DIVD	F10	F0	F6	5						
	ADDD	F6	F8	F2	6				14		
R_0	eservatio	on St	ations	5.:		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No							
		3	Add2	Yes	ADDD	(M-M)	M(A2)				
			Add3	No			,				
		6	Mult1	Yes	MULTI	M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1	11111		
D	i	14									

Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	 F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2		





Instruction status:

10

Tomasulo Example Cycle 10

111	siruciior	ısıaı	ius.			Exec	Exec	write					
	Instruction	n	\dot{J}	k	Issue	start	Comp	Result		Busy	Address		
	LD	F6	34+	R2	1	2	3	4	Load1	No		1.3	
	LD	F2	45+	R3	2	3	4	5	Load2	No			
	MULTD	F0	F2	F4	3	6			Load3	No			
	SUBD	F8	F6	F2	4	6	8	9					
	DIVD	F10	F0	F6	5								
	ADDD	F6	F8	F2	6	10							
$R\epsilon$	eservatio	on St	ations	·•		S1	<i>S2</i>	RS	RS				
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
			Add1	No									
		2	Add2	Yes	ADDD	(M-M)	M(A2)						
			Add3	No									
		5	Mult1	Yes	MULTD	M(A2)	R (F4)						
			Mult2	Yes	DIVD		M(A1)	Mult1					
Re	egister re	esult	status	s:									
	Clock				F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	•••	<i>F30</i>

Exec Exec Write



Add2 (M-M)

Mult2

Mult1 M(A2)



In	Instruction status:					Exec	Exec	Write			
	Instructio	n	j	k	Issue	start	Comp	Result	<u>t</u>	Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	1
	MULTD	F0	F2	F4	3	6			Load3	No	
	SUBD	F8	F6	F2	4	6	8	9			
	DIVD	F10	F0	F6	5				1547		
	ADDD	F6	F8	F2	6	10		1111			
Re	eservatio	on St	ations	7.		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No							
		1	Add2	Yes	ADDD	(M-M)	M(A2)				
			Add3	No							
		4	Mult1	Yes	MULTD	M(A2)	R (F4)				

Register result status:

Mult2

Yes

DIVD

Clock		F0	F2	F4	<i>F6</i>	F8	F10	F12	 F30
11	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

M(A1) Mult1





Ins	struction	n sta	tus:			Exec	Exec	Write			
	Instructio	n	\dot{J}	k	Issue	Start	Comp	Result		Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	1
	MULTD	F0	F2	F4	3	6			Load3	No	
	SUBD	F8	F6	F2	4	6	8	9			
	DIVD	F10	F0	F6	5						
	ADDD	F6	F8	F2	6	10	12				
Re	servatio	on St	ations	7.		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No						0 11	
		0	Add2	Yes	ADDD	(M-M)	M(A2)				
			Add3	No							
		3	Mult1	Yes	MULTD	M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

12 FU Mult1 M(A2) ADD2 (M-M) Mult2

Add2 (ADDD) completing; what is waiting for it?





In	structio	n sta	tus:			Exec	Exec	Write			
	Instruction	n	j	k	Issue	Start	Comp	Result	<u> </u>	Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	
	MULTD	FO	F2	F4	3	6			Load3	No	
	SUBD	F8	F6	F2	4	6	8	9			
	DIVD	F10	F0	F6	5				201		
	ADDD	F6	F8	F2	6	10	12	13			
Re	eservatio	on St	ations	7.		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No					1110	17 (1	
			Add2	No							
			Add3	No							
		2	Mult1	Yes	MULTD	M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

· All simple operation are end here.





In	struction	n sta	tus:			Exec	Exec	Write			
	Instructio	n	j	k	Issue	Start	Comp	Result	t.	Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	
	MULTD	F0	F2	F4	3	6			Load3	No	
	SUBD	F8	F6	F2	4	6	8	9	111		
	DIVD	F10	F0	F6	5				. 11110		
	ADDD	F6	F8	F2	6	10	12	13			
Re	eservatio	on St	ations	: :		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No				115-11			
			Add2	No							
			Add3	No							
		1	Mult1	Yes	MULTE	M(A2)	R (F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			
D	origton 1	000.14	4 ~4 ~ 4	~ •							

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

14 FU Mult1 M(A2) (M-M+N (M-M) Mult2





In	struction	ı sta	tus:			Exec	Exec	Write			
	Instructio	n	\dot{J}	k	Issue	Start	Comp	Result		Busy	Address
	LD	F6	34+	R2	1	2	3	4	Load1	No	
	LD	F2	45+	R3	2	3	4	5	Load2	No	
	MULTD	F0	F2	F4	3	6	15		Load3	No	
	SUBD	F8	F6	F2	4	6	8	9			
	DIVD	F10	F0	F6	5						
	ADDD	F6	F8	F2	6	10	12	13			
Re	eservatic	on St	ations	s:		S1	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No				7 77			
			Add2	No							
			Add3	No							
		0	Mult1	Yes	MULTD	M(A2)	R (F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:

Clock

15

F0
F2
F4
F6
F8
F10
F12
...
F30

Mult1
M(A2)
(M-M+M(M-M)
Mult2

· Mult1 (MULTD) completing; what is waiting for it?





Instructio	tus:			Exec	Exec	Write				
Instruct	ion	j	k	Issue	Start	Comp	Result		Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4	5	Load2	No	
MULTE	F0	F2	F4	3	6	15	16	Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	12	13			
Reservati	ion St	ations	S.:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No				4 711			
		Add2	No							
		Add3	No							
		Mult1	No							
	40	Mult2	Yes	DIVD	M*F4	M(A1)				

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

16 FU M*F4 M(A2) (M-M+N(M-M) Mult2

· Just waiting for Mult2 (DIVD) to complete





Instruction	n sta	tus:			Exec	Exec	Write			
Instructio	n	j	k	Issue	Start	Comp	Result	4	Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6	15	16	Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	F0	F6	5	17			7 - 1		
ADDD	F6	F8	F2	6	10	12	13			
Reservation	on St	ations	s:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No						1/60	
		Add3	No						3711.0	
		Mult1	No							
	39	Mult2	Yes	DIVD	M*F4	M(A1)				

Register result status:

Clock		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	 F30
17	FU	M*F4	M(A2)	(M-M+N	(M-M)	Mult2		





Instruct	Instruction status:					Exec	Exec	Write			
Instru	ction		j	k	Issue	Start	Comp	Result	•	Busy	Address
LD	F	6	34+	R2	1	2	3	4	Load1	No	
LD	F	2	45+	R3	2	3	4	5	Load2	No	
MUL	ΓD F	0	F2	F4	3	6	15	16	Load3	No	13-44
SUBD) F	8	F6	F2	4	6	8	9			
DIVD	F1	0	F0	F6	5	17			77		
ADDI	O F	6	F8	F2	6	10	12	13			
Reserva	Reservation Stations.			S.:		S1	<i>S2</i>	RS	RS		
	Tin	ıе	Name	Busy	Ор	Vj	Vk	Qj	Qk		
			Add1	No					4 - 11		
			Add2	No							
			Add3	No						1119	
			Mult1	No							
		1	Mult2	Yes	DIVD	M*F4	M(A1)				
		,									

Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	 F30
55	FU	M*F4	M(A2)	(M-M+M	(M-M)	Mult2	4000	





Instructio	n sta	tus:			Exec	Exec	Write			
Instruction	on	j	k	Issue	Start	Comp	Result		Busy	Address
LD	F6	34+	R2	1	2	3	4	Load1	No	
LD	F2	45+	R3	2	3	4	5	Load2	No	
MULTD	F0	F2	F4	3	6	15	16	Load3	No	
SUBD	F8	F6	F2	4	6	8	9			
DIVD	F10	F0	F6	5	17	56				
ADDD	F6	F8	F2	6	10	12	13			
Reservation	on St	ations	s.:		S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No					- 11		
		Add2	No							
		Add3	No							
		Mult1	No							
		Mult2	Yes	DIVD	M*F4	M(A1)	ш	- 11		
Register r	esult	statu	۲.							

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
56	FU	M*F4	M(A2)	(N	1-M+N	(M-M)	Mult2			

Mult2 (DIVD) is completing; what is waiting for it?



Instr	uction	n sta	tus:			Exec	Exec	Write			
Ins	structio	n	j	k	Issue	Start	Comp	Resul	t	Busy	Address
LI)	F6	34+	R2	1	2	3	4	Load1	No	
LI)	F2	45+	R3	2	3	4	5	Load2	No	
M	ULTD	F0	F2	F4	3	6	15	16	Load3	No	
SU	JBD	F8	F6	F2	4	6	8	9			
DI	(VD	F10	F0	F6	5	17	56	57			
AI	DDD	F6	F8	F2	6	10	12	13			
Rese	rvatio	on St	ations	S.:		SI	<i>S2</i>	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No							
			Add2	No							
			Add3	No							
			Mult1	No							
			Mult2	No			11100		171		

Register result status:

 Once again: In-order issue, out-of-order execution and out-of-order completion.