



- □Physical register file larger than ISA register file
- ■On issue, each instruction that modifies a register is allocated new physical register from freelist






- □Note that physical register P0 is "dead" (or not "live") past the point of this load.
  - >When we go to commit the load, we free up









# ĮĮ.











ZHEJIANG UNIVERSITY





# Can we use explicit register renaming with scoreboard?



# Four Stages of Scoreboard Control With Explicit Renaming

- □ Issue—decode instructions & check for structural hazards & allocate new physical register for result
  - > Instructions issued in program order (for hazard checking)
  - > Don't issue if no free physical registers
  - > Don't issue if structural hazard
- Read operands—wait until no hazards, read operands
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
- Execution—operate on operands
  - The functional unit begins execution upon receiving operands.
    When the result is ready, it notifies the scoreboard
- □ Write result—finish execution
- □Note: No checks for WAR or WAW hazards!



# Score board With Explicit Renaming

2.	struction	ı sta	tus:			Read	Exec	Write
	Instruction	n	j	k	Issue	Oper	Comp	Result
	LD	F6	34+	R2			7013	
	LD	F2	45+	R3				
	MULTD	F0	F2	F4				
	SUBD	F8	F6	F2				
	DIVD	F10	F0	F6				
	ADDD	F6	F8	F2				

#### Functional unit status:

				. –	. –		_	,	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No		- 77						77
Int2	No								
Mult1	No								
Add	No								
Divide	No								- 4

#### Register Rename and Result

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
	FU	P0	P2	P4	P6	P8	P10	P12		P30


dest


## · Initialized Rename Table



FU FU Fi? Fk?

- · Each instruction allocates free register
- · Similar to single-assignment compiler transformation





#### Register Rename and Result

Clock *F6 F8* F0F2F4F10 *F12* F30 FUP2 P0 P4 P32 P8 P10 P12 P30

istruction	n sta	tus:			Read	Exec	Exec	Write
Instruction j				Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2			
LD	F2	45+	R3	2				-
<b>MULTD</b>	F0	F2	F4					
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

No

Function	ial unit status		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?	
	Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Int1	Yes	Load	P32		R2				No
	Int2	Yes	Load	P34		R3				Yes
	Mult1	No								100
	Add	No								

# Register Rename and Result

Divide

Clock		F0	F2	F4	<i>F6</i>	F8	F10	F12	• • •	F30
2	FU	P0	P34	P4	P32	P8	P10	P12		P30



<b>T</b>	, •	1 1
Ingt	MINTINI	atatic.
		status:
110001		

Instruction

LD

LD

**MULTD** 

**SUBD** 

**DIVD** 

**ADDD** 

tus:			Read	Exec	Exec Write
j	k	Issue	Oper	start	Comp Result
34+	R2	1	2	3	
45+	R3	2	3		-
F2	F4	3			
F6	F2				Second 1
F0	F6				
F8	F2				17 17 17 18

#### Functional unit status:

F6

F2

F0

F8

F10

F6

Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2				No
Int2	Yes		P34		R3				No
Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes
Add	No								-37
Divide	No								

dest S1 S2 FU FU Fj? Fk?

Clock		F0	F2	F4	<i>F6</i>	F8	F10	F12	• • •	F30
3	FU	P36	P34	P4	P32	P8	P10	P12		P30



# · Next step Int1 will write result, where need the value?

In.	struction	ı sta	tus:			Read	Exec	Exec	Write
	Instruction	n	j	k	Issue	Oper	start	Comp	Result
	LD	F6	34+	R2	1	2	3	4	
	LD	F2	45+	R3	2	3	4		
	MULTD	F0	F2	F4	3				
	SUBD	F8	F6	F2	4				
	DIVD	F10	F0	F6					
	ADDD	F6	F8	F2					

Functional	unit status:	de
1 uncuonai	unu siaius.	ue

l unit status:	•		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	Yes	Load	P32		R2				No
Int2	Yes	Load	P34		R3				No
Mult1	Yes	Multd	P36	P34	P4	Int2		No	Yes
Add	Yes	Sub	P38	P32	P34	[Int1]	Int2	No	No
Divide	No								

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
4	FU	P36	P34	P4	(P32)	P38	P10	P12		P30
							,			



# Next step Int2 will write result, where need the value?

Instruction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	(5)	- 11
MULTD	F0	F2	F4	3				
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2					

Functional unit status:			dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	Yes	Load	P34		R3				No
Mult1	Yes	Multd	P36	(P34)	P4	Int2		No	Yes
Add	Yes	Sub	P38	P32v	(P34)		Int2	Yes	No
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

#### Register Rename and Result

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU P36 P34 P4 P32 P38 P40 P12 P30

# Why ADDD not issue? Structure hazard! Adder is occupied by with SUBD.

In	struction	n sta	tus:			Read	Exec	Exec	Write
	Instruction	n	j	k	Issue	Oper	start	Comp	Result
	LD	F6	34+	R2	1	2	3	4	5
	LD	F2	45+	R3	2	3	4	5	6
	MULTD	F0	F2	F4	3				
	SUBD	F8	F6	F2	4				7700
	DIVD	F10	F0	F6	5				
	ADDD	F6	F8	F2			- 111		

Functional unit status:			dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	Yes	Multd	P36	P34v	P4			Yes	Yes
Add	Yes	Sub	P38	P32v	P34v			Yes	Yes
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

Clock		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	•••	F30
6	FU [	P36	P34	P4	P32	P38	P40	P12		P30



-	THE PERSON NAMED IN		
	,	, •	
- 1	1 +	4.04.044	status:
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
_			

Instructio	j	k	
LD	F6	34+	R2
LD	F2	45+	R3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

Read	Exec	Exec	Write	
		~	D 1	

	ncaa	LACO	Livee	111110
Issue	Oper	start	Comp	Result
1	2	3	4	5
2	3	4	5	6
3	7			
4	7			
5				

dest

Fi

SI

Fj

#### Functional unit status:

Time	Name
	Int1
	Int2
	Mult1
	Add
	Divide


Busy
No

No			
No			
Yes	Multd	P36	P34v
Yes	Sub	P38	P32v
Yes	Divd	P40	P36

Op

S2

Fk



FU

Qj

No

FU

Qk

$$Fk$$
?

Yes

Ny	IN
II.	
No	No
No	No

### Register Rename and Result

Clock

#### Ment Step Adder Will Colliplete execution

# Renamed Scoreboard 8

ıstru	ction	n sta	tus:			Read	Exec	Exec	Write
Inst	ructio	n	j	k	Issue	Oper	start	Comp	Result
LD		F6	34+	R2	1	2	3	4	5
LD		F2	45+	R3	2	3	4	5	6
MU	LTD	F0	F2	F4	3	7	8		
SUE	BD	F8	F6	F2	4	7	8		
DIV	D	F10	F0	F6	5				
ADI	OD	F6	F8	F2					

Functional unit status	•		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Fi	Fj	Fk	Qj	Qk	Rj	Rk		
Int1	No								
Int2	No								
9 Mult1	Yes	Multd	P36	P34v	P4			No	No
1 Add	Yes	Sub	P38	P32v	P34v			No	No
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	<i>F10</i>	<i>F12</i>	•••	<i>F30</i>
8	FU	P36	P34	P4	P32	P38	P40	P12		P30

# Next step Adder will write result, where need the value?

LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		1
SUBD	F8	F6	F2	4	7	8	(9)	
DIVD	F10	F0	F6	5				111
ADDD	F6	F8	F2					

#### Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	<i>Oj</i>	Qk	Rj	Rk
Int1	No			<u> </u>				<u> </u>	
Int2	No								
8 Mult1	Yes	Multd	P36	P34v	P4			No	No
0 Add	Yes	Sub	P38	P32v	P34v			No	No
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

dest S1 S2 FU FU Fi? Fk?

Clock		_		_	_		_		 F30
9	FU	P36	P34	P4	P32	(P38)	P40	P12	P30



Adder is cleared, so ADDD can be issued next cycle.

In	struction	n sta	tus:			Read		Exec	Write
	Instructio	n	j	À	Issue	Oper		Comp	Result
	LD	F6	34+	R2	1	2	3	4	5
	LD	F2	45+	R3	2	3	4	5	6
	MULTD	F0	F2	F4	3	7	8		
	SUBD	F8	F6	F2	4	7	8	9	10
	DIVD	F10	F0	<b>F6</b>	5				
	ADDD	F6	F8	F2	1		- 111		

Functional unit status:	•		dest	S1	S2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								-
7 Mult1	Yes	Multd	P36	P34v	P4			No	No
Add	No								
Divide	Yes	Divd	P40	P36	P32v	Mult1		No	Yes

Clock		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	•••	F30
10	FU [	P36	P34	P4	P32	P38	P40	P12		P30



#### Notice that P32 not listed in Rename Table

- Still live. Must not be reallocated by accident

Inst	Instruction status:					Read		Exec	Write	. 11		
I	Instruction	n	j	k	Issue	Oper		Comp	Result			
I	LD	F6	34+	R2	1	2	3	4	5			
I	LD	F2	45+	R3	2	3	4	5	6			
1	MULTD	F0	F2	F4	3	7	8		70			
5	SUBD	F8	F6	F2	4	7	8	9	10			
I	DIVD	F10	F0	<b>(F6)</b>	5		14/4	6 .				
1	ADDD	F6	F8	F2	11		- WA	R de	pende	nce		
=												
Fun	ictiona	l uni	t sto	itus.	•		dest	S1	<i>S2</i>	FU	FU	Fj?
		Time	Nan	ie	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj
			T .4									

unit status.	•		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No				W	AR H	azard	gone!	
6 Mult1	Yes	Multd	P36	P34	F4			No	No
Add	Yes	Addd	P42	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock									F30
11	FU	P36	P34	P4	P42	P38	P40	P12	P30



struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
<b>MULTD</b>	F0	F2	F4	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				1115
ADDD	F6	F8	F2	11	(12)			

Functional unit status:			dest	S1	S2	FU	FU	Fj?	Fk?
Time Name	Time Name Busy Op						Qk	Rj	Rk
Int1	No								
Int2	No								
5 Mult1	Yes	Multd	P36	P34	P4			No	No
( 2)Add	Yes	Addd	P42	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	• • •	F30
12	FU [	P36	P34	P4	P42	P38	P40	P12		P30



struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		701
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				111
ADDD	F6	F8	F2	11	12	(13)		

Functional unit status:		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
4 Mult1	Yes	Multd	P36	P34	P4			No	No
( 1 <b>)</b> Add	Yes	Addd	P42	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	• • •	F30
13	FU	P36	P34	P4	P42	P38	P40	P12		P30



struction	n sta	tus:			Read	Exec	Exec	Write
Instructio	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
<b>MULTD</b>	F0	F2	<b>F4</b>	3	7	8		
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	13	(14)	

Functional unit status:		dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
3 Mult1	Yes	Multd	P36	P34	P4			No	No
0 Add	Yes	Addd	(P42)	P38	P34			Yes	Yes
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Ves

Clock		F0	F2	F4	<i>F6</i>	F8	F10	F12	•••	F30
14	FU	P36	P34	P4	(P42)	P38	P40	P12		P30



struction			Read	Exec	Exec	Write		
Instruction j		k	Issue	Oper	start	Comp	Result	
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8		- ni .
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	11	12	13	14	15

Functional unit status:			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
2 Mult1	Yes	Multd	P36	P34	P4			No	No
Add	No								
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

Clock		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	• • •	F30
15	FU	P36	P34	P4	P42	P38	P40	P12		P30



7	1	, •	)	, ,
/	nctr	11 <i>C</i> †1	$\Omega n$ $C1$	tatus:
	IIOII	$u \cup \iota \iota$	OH OI	mins.

Instruction

**MULTD** 

**SUBD** 

**DIVD** 

**ADDD** 

LD

LD

tus:			Read	Exec	Exec	Write
j	k	Issue	Oper	start	Comp	Result
34+	R2	1	2	3	4	5
45+	R3	2	3	4	5	6
F2	F4	3	7	8		
F6	F2	4	7	8	9	10
F0	F6	5				
F8	F2	11	12	13	14	15

#### Functional unit status:

F6

F2

F0

F8

F10

F6

Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								1997
1 Mult1	Yes	Multd	P36	P34	P4			No	No
Add	No								
Divide	Yes	Divd	P40	P36	P32	Mult1		No	Yes

S2

FU FU Fj?

Fk?

dest S1

#### Register Rename and Result

Clock F8 F10 F12 F0F2*F4 F6 F30* **16** FUP36 P34 P4 P42 P38 P40 P12

1	, •	1 1
 nctr	บะบากท	status:
 IIIIII I	ucuon	siains.

Instruction

LD

LD

MULTD

SUBD

DIVD

**ADDD** 

atus:			Read	Exec	Exec	Write
j	k	Issue	Oper	start	Comp	Result
34+	R2	1	2	3	4	5
45+	R3	2	3	4	5	6
F2	F4	3	7	8	(17)	
F6	F2	4	7	8	9	10
F0	F6	5				
F8	F2	11	12	13	14	15

#### Functional unit status:

F6

F2

F0

F8

F6

F10

Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Int1	No								
Int2	No								
0 Mult1	Yes	Multd	P36	P34	P4			No	No
Add	No								
Divide	Yes	Divd	P40	(P36)	P32	Mult1		No	Yes

dest S1 S2 FU FU Fj? Fk?

Clock								F30
17	FU P36	P34	P4	P42	P38	P40	P12	P30



nstr	ucti	on	Sto	71115	•
 IUSUI		OII	$\mathcal{S}_{\mathcal{U}}$	<i>nius</i>	•

Instruction

LD

LD

**MULTD** 

**SUBD** 

**DIVD** 

**ADDD** 

ius:			Reaa	Exec	Exec	write
j	k	Issue	Oper	Start	Comp	Result
34+	R2	1	2	3	4	5
45+	R3	2	3	4	5	6
F2	F4	3	7	8	17	18
F6	F2	4	7	8	9	10
F0	F6	5				
F8	F2	11	12	13	14	15

Dond Free Free Write

#### Functional unit status:

F6

F2

F0

F8

F10

F6

Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								100
Mult1	No								- 9
Add	No								
Divide	Yes	Divd	P40	P36v	P32	Mult1		Yes	Yes

dest S1 S2 FU FU Fj?

## Register Rename and Result


Clock *F4 F6* F8 F10 F12 *F30* F0F218 FUP34 P36 P42 P40 P4 P38

struction status:					Read	Exec	Exec	Write
Instruction	n	j	k	Issue	Oper	start	Comp	Result
LD	F6	34+	R2	1	2	3	4	5
LD	F2	45+	R3	2	3	4	5	6
MULTD	F0	F2	F4	3	7	8	17	18
SUBD	F8	F6	F2	4	7	8	9	10
DIVD	F10	F0	F6	5	19			1115
ADDD	F6	F8	F2	11	12	13	14	15

Functional unit status:	dest	S1	<i>S2</i>	FU	FU	Fj?	Fk?		
Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Int1	No								
Int2	No								
Mult1	No								1000
Add	No								
(40)Divide	Yes	Divd	P40	P36	P32	Mult1		NO	NO

Clock		F0	<i>F2</i>	F4	<i>F6</i>	F8	F10	F12	• • •	F30
19	FU [	P36	P34	P4	P42	P38	P40	P12		P30





# Summary #2

- ■Explicit Renaming: more physical registers than needed by ISA.
  - >Separates renaming from scheduling
    - Opens up lots of options for resolving RAW hazards
  - Rename table: tracks current association between architectural registers and physical registers
  - >Potentially complicated rename table management

