LANGUAGE BASED SECURITY (LBT)

SECURE COMPILATION

Chiara Bodei, Gian-Luigi Ferrari

Lecture May, 20 2024





Becoming a Ghostbuster*

Chiara Bodei, Gian-Luigi Ferrari

We thank Matteo Busi for the possibility of using and modifying these nice slides

*actually, a Spectrebuster

Outline



Mechanisms, attacks and mitigations

More formally

Conclusions

Speculation

Speculation is bused on medici

Caches are fast when data is already there, otherwise we need to wait for the DRAM



Idea:


portable we load value

- · Upon branch on a value in memory (uncached), the CPU speculates on what's probably right to do and does that The ones she
 - When the value arrives, if it was the wrong thing: rollback, but cache modifications are not restored
 - Transient executions are reverted at architectural level, but not at microarchitectural one

But cache modifications are not resided. PROBLEM



- Roughly: should the CPU take the next branch?
- The CPU trains its branch predictor by observing what happened before
- Modern branch predictors are complex, but for our purposes just one bit!



Towards Spectre


Consider an attacker that just observes the execution of a program

- If it can learn some information from its observation, then there is a side channel!
- Informally: programs that resist against attackers able to measure time are said constant-time
 programs
 - Actually: wait till the end for a better (i.e., implementation-independent) definition

. Side channels have a Virne olime son

· A side channel its anything that in an lasts way importation about a program

More concretely



- Can it attack a program on a system with caches? Cache-based covert channel
- Yes! ♥ Roughly because caches introduce timing variations, based on the memory accesses
- Find a line from the cache shared between the attacker and the victim
 - · Flush/Evict it from the cache Ym con force it
 - e.g., using clflush on x86 or by loading attacker's data ending up in the same cache line
 - Let the victim run for a while
 - Measure the time it takes to perform a memory read at the address corresponding to the evicted cache line (Reload)
 - If the victim accessed the shared line, the access will be fast (data was cached!)
 - Otherwise, the read will be slow
- Attacks are also possible without sharing memory

Exploit caching: Flash + Reload Attack

of course these considerables Actually, everything apart write including cache sharing

Suppose there is an encryption algorithm shared between the attacker and the victim [read-only hence considered safe]

 The attacker performs a clflush (line 2) and lets the victim execute

This observation says with The attacker try to reload the line and measures the time seriet is I on mot. In case of cache miss: the victim did not access line 2 ??

Assume Whit in cache line 2 In case of cache hit: the victim did access the line 2

Exploit caching: Flash + Reload Attack

The FLUSH+RFLOAD attack relies on a combination of 4 factors:

data flow from sensitive data to memory access patterns → secret simple on
memory sharing between the attacker and the victim

Volume of executation

- accurate, high-resolution time measurements and
- the unfettered use of the clflush instruction

Preventing any of these blocks the attack

Exploit caching: Evict + Reload Attack

Evict+Reload forces contention on the cache set that stores the line, causing the processor to discard the contents of that cache line by loading something else instead of flushing it

The attacker evicts

Victim accesses/does not access

Attacker reloads

- Fast access time -> victim accessed
- Slow access time -> victim did not access



N	ow al	oout 1	this l	ine:															
		+Reloa													ocess	or to c	discard	i	
1		ontents			ne line	by loa	ading	some	thing 6	else in	stead	of flus	hing i	t"					
	t's repl																		
•	lt's s Flush	ayıng t 1+Relo		acker	doesn	't nee	d to e	xplicit	ily flus	h (cle	ar) the	cache	e like i	n othe	er atta	cks (e	.g.,		
				use co	ontention" — meaning they fill the cache set with other stuff, pushing the victim's											m's			
	data	out na	aturally	y. That	's the	evict'	part.												
•	• So th	ne cach attacke								ause s	omet	hing e	lse ta	kes its	place	e, not	becau	se	
	uie a	allacke	ruirec	tiy toi	u trie	systen	i to iit	4511 IL.											

Exploit caching: Prime + Probe Attack

No shared memory between the attacker and the victim

- The victim has access to a variable a and
- The victim has access to a variable a and

 the attacker has access to a variable c s.t. a and c map to the same cache line con go to the same lime.
- •The attacker evicts the address &a from the cache by accessing the address &c and lets the victim execute
- •If the attacker try to access &c:
 - In case of cache miss: the victim did access &a
 - In case of cache hit: the victim did not access &a

```
if (secret == 1) {
maccess(&a);
else {
```