

Electronics Systems (938II)

Lecture 2.3

Building Blocks of Electronic Systems – Latch, Flip-flop, Register



Sequential logic

- Sequential circuits that have "memory", because its output depends on
 - Current input(s)
 - Previous output
 - Defined as current state

- Already mentioned in previous lectures, the most notorious and used sequential circuit is the register
 - Store data



Sequential logic

- A register consists of one (or more)
 - D flip-flop (or DFF)
 - The D flip-flop is built upon the D latch
 - The D latch is built upon the SR latch, that can be easily built using CMOS gates



Sequential logic

- A register consists of one (or more)
 - **D flip-flop** (or DFF)
 - The D flip-flop is built upon the D latch
 - The D latch is built upon the SR latch, that can be easily built using CMOS gates

• Let's see how they are made, starting from the base, the SR latch!



- Can be defined as a circuit that
 - Takes in input the signals S and R
 - S = Set
 - R = Reset
 - Has output(s)
 - According to the inputs name

```
• When S = 1 and R = 0 \rightarrow set command
```


set command
$$\rightarrow$$
 output = 1

• When
$$S = 0$$
 and $R = 1$ \rightarrow reset (or clear) command

$$\rightarrow$$
 output = 0





- Recalling functionality
 - S = 1, $R = 0 \rightarrow \text{output} = 1$
 - S = 0, $R = 1 \rightarrow output = 0$
 - Otherwise \rightarrow **latch**
 - Please, note that
 - \overline{S} is the complement (or binary inverse) of S
 - \overline{R} is the complement (or binary inverse) of R






- Recalling functionality
 - S = 1, $R = 0 \rightarrow output = 1$
 - S = 0, $R = 1 \rightarrow output = 0$
 - Otherwise \rightarrow latch
 - Please, note that
 - \overline{S} is the complement (or binary inverse) of S
 - lacktriangle \overline{R} is the complement (or binary inverse) of R








- Recalling functionality
 - S = 1, $R = 0 \rightarrow \text{output} = 1$
 - S = 0, $R = 1 \rightarrow output = 0$
 - Otherwise \rightarrow **latch**
 - Please, note that
 - \overline{S} is the complement (or binary inverse) of S
 - lacktriangle \overline{R} is the complement (or binary inverse) of R



Ī	R	Q	$\overline{\mathbf{Q}}$	
0	1	1	0	Set command (as expected)
1	0	0	1	Reset command (as expected)




- Recalling functionality
 - S = 1, $R = 0 \rightarrow \text{output} = 1$
 - S = 0, $R = 1 \rightarrow output = 0$
 - Otherwise → latch
 - Please, note that
 - \overline{S} is the complement (or binary inverse) of S
 - lacktriangle \overline{R} is the complement (or binary inverse) of R



Ī	R	Q	$\overline{\mathbf{Q}}$	
0	1	1	0	Set command (as expected)
1	0	0	1	Reset command (as expected)
1	1	??	??	




- Recalling functionality
 - S = 1, $R = 0 \rightarrow \text{output} = 1$
 - S = 0, $R = 1 \rightarrow output = 0$
 - Otherwise \rightarrow **latch**
 - Please, note that
 - \overline{S} is the complement (or binary inverse) of S
 - lacktriangle \overline{R} is the complement (or binary inverse) of R



Ī	R	Q	$\overline{\mathbf{Q}}$	
0	1	1	0	Set command (as expected)
1	0	0	1	Reset command (as expected)
1	1	??	??	




- Recalling functionality
 - S = 1, $R = 0 \rightarrow \text{output} = 1$
 - S = 0, $R = 1 \rightarrow output = 0$
 - Otherwise \rightarrow **latch**
 - Please, note that
 - \overline{S} is the complement (or binary inverse) of S
 - lacktriangle \overline{R} is the complement (or binary inverse) of R



S	$\overline{\mathbf{R}}$	Q	$\overline{\mathbf{Q}}$	
0	1	1	0	Set command (as expected)
1	0	0	1	Reset command (as expected)
1	1	??	??	



- Recalling functionality
 - S = 1, $R = 0 \rightarrow \text{output} = 1$
 - S = 0, $R = 1 \rightarrow output = 0$
 - Otherwise → latch
 - Please, note that
 - \overline{S} is the complement (or binary inverse) of S
 - lacktriangle \overline{R} is the complement (or binary inverse) of R
 - Both assumptions hold. In other words, when S=0 ($\overline{S}=1$) and R=0 ($\overline{R}=1$), the latch keep the previous output(s): Q^* and \overline{Q}^*
 - And in both cases \overline{Q} = inverse of Q




Ī	R	Q	$\overline{\mathbf{Q}}$	
0	1	1	0	Set command (as expected)
1	0	0	1	Reset command (as expected)
1	1	Q^*	$\overline{\overline{\mathbb{Q}}}^*$	Latch (as expected)
		P	vev!	ous value



No need to make assimplions


- Recalling functionality
 - S = 1, $R = 0 \rightarrow output = 1$
 - S = 0, $R = 1 \rightarrow output = 0$
 - Otherwise → latch
 - Please, note that
 - \overline{S} is the complement (or binary inverse) of S
 - lacktriangle \overline{R} is the complement (or binary inverse) of R
 - In this case, \overline{Q} and \overline{Q} are forced to 1, and, in addition, $\overline{Q} = Q ! ! !$



\bar{S}	R	Q	$\overline{\mathbf{Q}}$	
0	1	1	0	Set command (as expected)
1	0	0	1	Reset command (as expected)
1	1	Q*	$\overline{\mathbb{Q}}^*$	→ Latch (as expected)
0	0	1	1	\longrightarrow Forbidden! ($\overline{Q} = Q$)




- Let's add and enable signal (EN) to the SR latch
 - SR latch with Enable





- Looking at the circuit
 - A = \overline{S} of SR latch
 - B = \overline{R} of SR latch




$\bar{\mathbf{S}}$	$\overline{\mathbf{R}}$	Q	$\overline{\mathbf{Q}}$
0	1	1	0
1	0	0	1
1	1	Q*	$\overline{\mathbb{Q}}^*$
0	0	1	1

SR latch truth table



- Looking at the circuit
 - A = \overline{S} of SR latch
 - B = \overline{R} of SR latch
- If EN = 0, A = 1 and B = 1
 - $\overline{S} = 1$ and $\overline{R} = 1 \rightarrow SR$ latch: latch state



$\bar{\mathbf{S}}$	$\overline{\mathbf{R}}$	Q	$\overline{\mathbf{Q}}$
0	1	1	0
1	0	0	1
1	1	Q*	$\overline{\mathbb{Q}}^*$
0	0	1	1

SR latch truth table




- Looking at the circuit
 - A = \overline{S} of SR latch
 - B = \overline{R} of SR latch
- If EN = 0, A = 1 and B = 1
 - $\overline{S} = 1$ and $\overline{R} = 1 \rightarrow SR$ latch: latch state
- If EN = 1

• A =
$$\overline{S \cdot EN} = \overline{S} + \overline{EN} = \overline{S} + \overline{1} = \overline{S} + 0 = \overline{S}$$

• B =
$$\overline{R \cdot EN} = \overline{R} + \overline{EN} = \overline{R} + \overline{1} = \overline{R} + 0 = \overline{R}$$

It behaves the same as before!





Ī	$\overline{\mathbf{R}}$	Q	$\overline{\mathbf{Q}}$
0	1	1	0
1	0	0	1
1	1	Q*	$\overline{\mathbb{Q}}^*$
0	0	1	1

SR latch truth table



- If EN = 0, A = 1 and B = 1
 - $\overline{S} = 1$ and $\overline{R} = 1 \rightarrow SR$ latch: latch state
- If EN = 1
 - It behaves the same as before!





$\bar{\mathbf{S}}$	$\overline{\mathbf{R}}$	Q	$\overline{\mathbf{Q}}$
0	1	1	0
1	0	0	1
1	1	Q*	$\overline{\mathbb{Q}}^*$
0	0	1	1

SR latch truth table



Recap

Truth table of SR latch with Enable

EN	S	R	Q	$\overline{\mathbf{Q}}$	
0	Χ	X	Q*	$\overline{\mathbf{Q}}^*$	
1	1	0	1	0	
1	0	1	0	1	
1	0	0	Q*	$\overline{\mathbb{Q}}^*$	
1	1	1	1	1	

S — Do-	Q
EN —	
R	\bar{Q}

- Latch (because 'disabled': EN = 0)
- \longrightarrow Set command (as expected: S = 1, R = 0)
- Reset command (as expected: S = 0, R = 1)
- \longrightarrow Latch (as expected: S = 0 and R = 0)
- Forbidden! $(\overline{Q} = Q = 1)$



- Can be defined as a circuit that
 - Takes in input the signals D and EN
 - D = Data
 - EN = Enable
 - Has output(s)
 - Has then following functionality:
 - When $EN = 0 \rightarrow latch$ (keep previous output(s))
 - When EN = 1 \rightarrow D sets the primary output (Q): Q = D

- Recalling functionality
 - When **EN** = $\mathbf{0}$ \rightarrow **latch** (keep previous output(s))
 - When **EN = 1** \rightarrow D sets the primary output (Q): Q = D
- It can be built using the SR latch with Enable
 - When **EN** = **0** \rightarrow **latch**
 - When **EN = 1** \rightarrow D sets the primary output (Q): Q = D
 - D = 1 \rightarrow Q = 1 \rightarrow S = 1, R = 0
 - $D = 0 \rightarrow Q = 0 \rightarrow S = 0, R = 1$

- Recalling functionality
 - When **EN = 0** \rightarrow **latch** (keep previous output(s))
 - When **EN = 1** \rightarrow D sets the primary output (Q): Q = D
- It can be built using the SR latch with Enable
 - When **EN** = **0** \rightarrow **latch**
 - When **EN = 1** \rightarrow D sets the primary output (Q): Q = D


$$D = 1 \rightarrow Q = 1 \rightarrow S = 1, R = 0$$

$$D = 0 \rightarrow Q = 0 \rightarrow S = 0, R = 1$$


$$S = D$$

$$R = \overline{D}$$










EN	S	R	Q	$\overline{\mathbf{Q}}$
0	X	X	Q*	$\overline{\mathbf{Q}}^*$
1	1	0	1	0
1	0	1	0	1
1	0	0	Q*	$\overline{\mathbb{Q}}^*$
1	1	1	1	1

Truth table of SR latch with Enable






EN	S	R	Q	$\overline{\mathbf{Q}}$
0	X	X	Q*	$\overline{\mathbf{Q}}^*$
1	1	0	1	0
1	0	1	0	1
1	0	0	Q*	$\overline{\mathbf{Q}}^*$
1	1	1	1	1

Truth table of SR latch with Enable

- If EN = 0, it acts like before (SR latch with Enable)
- If EN = 1
 - If $D = 0 \rightarrow S = 0$ and $R = 1 \rightarrow Reset$ command (Q = 0)
 - If $D = 1 \rightarrow S = 1$ and $R = 0 \rightarrow Set$ command (Q = 1)







(Truth table)

EN	D	Q	$\overline{\mathbf{Q}}$
0	X	Q^*	$\overline{\mathbb{Q}}^*$
1	0	0	1
1	1	1	0










- In addition, the forbidden condition of the SR latch never occurs
 - Thanks to the NOT gate, whatever the value of D, it happens that
 - Either S = 1 and R = 0
 - Or S = 0 and R = 1
 - It can never happen neither S = 0 and R = 0, nor S = 1 and R = 1 (also sufely measure)






(Truth table)

EN	D	Q	$\overline{\mathbf{Q}}$
0	Х	Q*	$\overline{\mathbb{Q}}^*$
1	0	0	1
1	1	1	0




- As any other flip-flop, it is built by cascading two latches (of the same type)
 - Two D latches in this case




Let's see what happen by using a waveform











• When <u>EN1 = CLK is 1</u>, <u>Q1 = D</u>









- When <u>EN1 = CLK is 1</u>, <u>Q1 = D</u>
- Otherwise, M latches and keep the last value of Q1


When the falling edge of CLK occurs, the output may change.









- Similarly, it happens for DFF2, but EN2 is the inverse of CLK
 - NOT gate
- So, ...









- When CLK = 0, EN2 = 1, Q = Q1
 - Q1 is the data input of S









- When CLK = 0, EN2 = 1, Q = Q1
 - Q1 is the data input of S
- Otherwise, S latches and keep the last value of Q2







• In other words, the (primary) output of the DFF, i.e. Q, changes only at the **falling edges** of the signal CLK






- CLK signal is typically called clock signal, and it is a periodic signal which oscillates between 0 and 1
- Since the DFF is 'activated' by the (falling) edge of CLK, it said to be edge-triggered
 - In particular, negative-edge-triggered, since it is sensitive to the falling edge of clock signal

Is active on an edge of the EN signal. The D takk the ontput changes when the EN level is 1 (the lutch is active when the EN level is the one negwied)




- CLK signal is typically called clock signal, and it is a periodic signal which oscillates between 0 and 1
- Since the DFF is 'activated' by the (falling) edge of CLK, it said to be edge-triggered
 - In particular, negative-edge-triggered, since it is sensitive to the falling edge of clock signal

Negative-edge-triggered D flip-flop



- CLK signal is typically called clock signal, and it is a periodic signal which oscillates between 0 and 1
- Since the DFF is 'activated' by the (falling) edge of CLK, it said to be edge-triggered
 - In particular, <u>negative-edge-triggered</u>, since it is sensitive to the falling edge of clock signal
 - A <u>positive-edge-triggered</u> DFF (sensitive to the rising edge of the clock signal) can be obtained by inverting CLK at the input with another NOT gate


Negative-edge-triggered D flip-flop






- CLK signal is typically called clock signal, and it is a periodic signal which oscillates between 0 and 1
- Since the DFF is 'activated' by the (falling) edge of CLK, it said to be edge-triggered
 - In particular, negative-edge-triggered, since it is sensitive to the falling edge of clock signal
 - A <u>positive-edge-triggered</u> DFF (sensitive to the rising edge of the clock signal) can be obtained by inverting CLK at the input with another NOT gate

Negative-edge-triggered D flip-flop



Positive-edge-triggered D flip-flop






Negative-edge-triggered D flip-flop

D Q D Q Q EN Q CLK


Positive-edge-triggered D flip-flop




- This architecture is historically called Master-Slave architecture
 - Leftmost latch = Master, rightmost latch = Slave
 - It cannot be longer used for ethical reasons
 - Saying only because in case of further investigation you are very likely to find more matches using this historical name
 - Current name is Primary-Secondary (respectively)




Negative-edge-triggered D flip-flop




Functional symbol = logic symbol



Positive-edge-triggered D flip-flop



Functional symbol = logic symbol





- Please note that the logic symbol of a flip-flop has an empty triangle on the signal used as clock! Edyl Maggling Signal
 - This to indicate that that input is sensitive to the edge of the connected signal

→ CLK → Positive-edge-triggered: active on the rising edge (of CLK)

Remarks this

- → CLK → Negative-edge-triggered: active on the falling edge (of CLK)
- Not to the level (as in the case of latches)


— EN → Positive-level-sensitive: active when EN = 1

— EN → Negative-level-sensitive: active when EN = 0




 For this reason, typically the (triggering) edge of the clock signal is indicated in the truth table of the DFF

Negative-edge-triggered D flip-flop



1
0
$\overline{\mathbb{Q}}^*$
$\overline{0}^*$


Positive-edge-triggered D flip-flop




D	CLK	Q	$\overline{\mathbf{Q}}$
0	 	0	1
1	└	1	0
Х	0	Q^*	$\overline{\mathbf{Q}}^*$
Х	1	Q*	$\overline{\mathbb{Q}}^*$



- Typically, the positive-edge-triggered D flip-flop is the most used one
 - For this reason, it is generally indicated as just flip-flop
 - When one hears of a flip-flop, one implicitly refers to a D flip-flop



- Additional solutions exist (for both edge-triggered DFFs) that count
 - An asynchronous reset (or clear): CLR
 - To reset the DFF regardless of clock signal (an its activating edge)
 - An asynchronous preset: PRE
 - To preliminary set to 1 the DFF output regardless of clock signal (an its activating edge)
 - They are typically active-low signals




- Finally, we can define what is a Register
 - A register is a group of D flip-flops that store a binary value and share the same clock signal
 - The number of DFFs depends on the bit width of the value to be stored
 - N bits \rightarrow N DFFs




- Some examples
 - $\bullet \ \ \text{Omitting} \ \overline{Q}$

1-bit register




4-bit register






Functional symbol





- Functional symbol
 - For simplicity, in RTL schematics you can find the following simplified symbols
 - I will do the same in the next lectures





- Since the change of the register state occurs on a periodic signal (the clock), the register is a synchronous circuit
 - As well as DFF
- Like DFFs, registers can also have an asynchronous reset!
 - Which is shared between all the DFFs composing the register



Implementation of an 8-bit Register and simulation with Modelsim



Implementation of an 8-bit Register and simulation with Modelsim



Implementation of an 8-bit Register and simulation with Modelsim

```
module reg 8 (
   input
                    clk
  ,input
  ,output reg [7:0] q
  always ff @ (posedge clk)
    a <= d;
endmodule
```

Non-blocking assignment

Triggering edge of the clock signal in the sensitivity list

```
operator <=
                  il is eige triggered
```



Implementation of an 8-bit Register and simulation with Modelsim

- Non-blocking assignment
 - reg signal
 - always_ff block
 - Triggering edge of the clock signal in the sensitivity list
 - operator <=

endmodule



- Non-blocking vs blocking assignment
- Non-blocking assignment
 - Evaluated in sequence
 - But assigned only after all are evaluated

- Blocking assignment
 - Assigned 'immediately'

```
always_ff @ (posedge clk) begin

a <= b;
b <= a;

When posedge, the values are
end

Walnered but not assigned. At the end

had af the black

the signals are assigned.
```

```
always_ff @ (posedge clk) begin
a = b;
b = a;
end
```






- Non-blocking vs blocking assignment
- Non-blocking assignment
 - Evaluated in sequence
 - But assigned only after all are evaluated

```
always_ff @ (posedge clk) begin
  a <= b;
  b <= a;
end</pre>
```










Non-blocking vs blocking assignment

Pay attention!



• Blocking assignment
• Assigned 'immediately'

always_1 @ / Osedge clk) begin

a = b;
b = a;
end



Implementation of an 8-bit Register and simulation with Modelsim

```
module reg_8 (
                    clk
   input
  ,input
                    rst n
  ,input [7:0] d
  ,output reg [7:0] q
  always ff @ (posedge clk or negedge rst n)
    if(!rst n)
      q <= '0; >> whatever the size, fill with 0
    else
      a <= d;
```

Adding asynchronous reset

- port
- signal (edge) inside sensitivity list
 - asynchronous w.r.t. to clock signal
 - must activate the always ff block regardless of the clock
 - specify required edge
 - negedge → active-low
 - posedge → active-high

endmodule



Implementation of an 8-bit Register and simulation with Modelsim

```
module reg_8 (
                    clk
   input
  ,input
                    rst n
              [7:0]
  ,input
  ,output reg [7:0] q
  always ff @ (posedge clk or negedge rst n)
    else
      a <= d;
                               if active-high
endmodule
```

- Adding asynchronous reset
 - port
 - signal (edge) inside sensitivity list
 - asynchronous w.r.t. to clock signal
 - must activate the always ff block regardless of the clock
 - specify required edge
 - negedge → active-low
 - posedge → active-high



Implementation of an 8-bit Register and simulation with Modelsim

- Adding synchronous reset
 - port
 - but nothing more
 - no signal (edge) in the sensitivity list
 - also reset is synchronous to clock, so reset must not activate the always_ff block



Register without reset

Register with asynchronous (active-low) reset

endmodule

endmodule

Register with synchronous (active-low) reset

Register with asynchronous (active-high) reset

Register with synchronous (active-high) reset

endmodule

- Implementation of an 8-bit Register and simulation with Modelsim
 - You can find all the files about this exercise in the dedicated folder on the Team of the course
 - File > Electronics Systems module > Crocetti > Exercises > 2.3
 - Try to simulate on your own
 - However, I also included two .do files to automate the waveform and the simulation
 - wave.do and sim.do
 - Refer to README.txt file



Thank you for your attention

Luca Crocetti (luca.crocetti@unipi.it)