







Switching Reg – Vbat to +12V




Switching Reg – Vbat to +5V




Switching Reg – Vbat to 3.3V




Debug LEDs



Board Power Monitor



Decoupling Capacitors



Note: Place close to power supply pins


Table 7-1. Power Supplies

Name	Associated Ground	Power
VDCORE	GND	Core, embedded memories and peripherals.
VDIO	GND	Peripheral I/O lines (Input/Output Buffers), backup part, 1 Kbytes of backup SRAM, 32 KHz crystal oscillator pads. For USB operations, VDIO voltage range must be between 3.0V and 3.6V.
VDDIN	GND, GNDANA	Voltage regulator input. Supplies also the ADC, DAC, and analog voltage comparator.
VDDPLL	GND, GNDPLL	PLLA and the fast RC oscillator.
VDDPLUSB	GNDPLUSB	UTMI PLL and 3 MHz to 20 MHz oscillator.
VDDUTMI	GNDUTMI	USB transceiver interface. Must be connected to VDIO.
VDDUTMIC	GNDUTMI	USB transceiver core.

Table 58-5. Voltage Regulator Characteristics


Symbol	Parameter	Conditions	Min.	Type	Max.	Unit
V_{DDOUT}	DC Output Voltage	Normal mode, $I_{LOAD} = 100\text{ mA}$	1.2	1.23	1.26	V
		Standby mode	0	—	—	
I_{LOAD}	Maximum DC Output Current	(1)	—	—	150	mA
C_{QIN}	Input Decoupling Capacitor	(2)	—	4.7	—	μF
C_{POUT}	Output Decoupling Capacitor	ESR	—	1	—	μF
			—	—	2	Ohm
t_{ON}	Turn-on Time	$C_{POUT} = 1\text{ }\mu\text{F}$, V_{DDOUT} reaches DC output voltage	—	1	2.5	ms

MRAM Bus Lines



Crystal Oscillator

Figure 57-10. 3 to 20 MHz Crystal Oscillator Schematics



$$C_{\text{LEXT}} = 2 \times (C_{\text{CRYSTAL}} - C_L - C_{\text{PCB}})$$

where, C_{PCB} is the capacitance of the printed circuit board (PCB) track layout from the crystal to the pin.


57.4.9. Crystal Oscillator Design Considerations

57.4.9.1. Choosing a Crystal



When choosing a crystal for the 32768 Hz Slow Clock Oscillator or for the 3 MHz-20 MHz oscillator, users need to consider several parameters. Important parameters between crystal and product specifications are as follows:

- **Crystal Load Capacitance**
 - The total capacitance loading the crystal, including the oscillator's internal parasitics and the PCB parasitics, must match the load capacitance for which the crystal's frequency is specified. Any mismatch in the load capacitance with respect to the crystal's specification will lead to inaccurate oscillation frequency.


Figure 57-9. 32.768 kHz Crystal Oscillator Schematics




$$C_{\text{LEXT}} = 2 \times (C_{\text{CRYSTAL}} - C_{\text{PARA}} - C_{\text{PCB}})$$



RadFET Bus Lines




Debug Section




Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{REF}	Voltage Range	Full operational	1.7	-	V_{ODIN}	V
	RMS Noise (see Note 2)	Bandwidth up to 1.7MHz, $V_{REF}=1.7V$	-	-	120	μV
P_{REF}	Input DC Impedance	AFE resistance bridge (see Note 1)	-	4.7	-	k Ω
V_{IN}	Input Linear Range (see Note 3)	Operational Range	2	-	98	V/V
I_{REF}	Current	$V_{REF} = 3.3V$	-	0.8	-	mA


MCU Control Signals




Control Readout Module



5 MeV



15 MeV



20 MeV



25 MeV



Sheet: /Instrument/
File: instrument.kicad_sch

Title:


Size: A4







Date:

KiCad E.D.A. 9.0.0


Rev:

Id: 4/8





Id: 6/8



Sheet: /Power Input/ File: pwr_in.kicad_sch		
Title:		
Size: A5	Date:	Rev:
KiCad E.D.A. 9.0.0		Id: 7/8

