

EMICRO/SIM 2013

XV Escola de Microeletrônica da SBC / XXVIII Simpósio Sul de Microeletrônica
Porto Alegre, 29 de abril a 3 de maio de 2013



Portas Lógicas CMOS

Paulo F. Butzen

Organização




Promoção




IEEE

Apoio



Curso de Projeto de Circuitos Integrados





Definição da Arquitetura

Problema / Necessidade:

- Rastreamento bovino
- TV Digital
- Monitoramento de Processos
- ...

Conjunto pré-definido, projetado e caracterizado de portas lógicas

Biblioteca de Células


Fluxo de Projeto Automatizado

```
module example (clk, a, b, c, d, e, f, g, h);
input clk, a, b, c, d, e, f;
output g, h; reg g, h;

always @(posedge clk) begin
  g = a | b;
  if (d) begin
    if (e) h = a & ~b;
    else h = b;
    if (f) g = c; else h = a ^ b;
  end else
    if (c) h = 1; else h = a ^ b;
end
endmodule
```


High-level behavioral description

Multi-level logic synthesis




Multi-level logic circuit

High-level synthesis



Register-transfer level description

Physical synthesis



Physical layout

Envio para Fabricação



Apresentação dos projetos lógico, elétrico e físico de portas lógicas CMOS combinacionais e sequenciais, bem como das suas características elétricas e análise de desempenho


- Lógica de com chaves
- Transistor MOS como chave
- Lógica Combinacional CMOS
 - Projeto Lógico
 - Projeto Físico
 - Características Temporais e de Potência
 - Projeto Elétrico
- Lógica Sequencial
 - Latches
 - Flip-Flops

Lógica com Chaves


- Associação com Registro Hidráulico



Permite o fluxo de água



Tranca o fluxo de água




Chaves




Lógica com Chaves

- Associação com Registro Hidráulico




Existirá fluxo de água entre os pontos X e Y
se o “registro A” E se o “registro B” permitirem




Lógica com Chaves


- Associação com Registro Hidráulico



Existirá fluxo de água entre os pontos X e Y
se o “registro A” **OU** se o “registro B” permitirem




Transistor MOS






O Transistor NMOS

Funcionamento Simplificado: “uma chave eletrônica ideal”



chave aberta
(sem corrente elétrica)
 $D \neq S$




chave fechada
com corrente elétrica até que
 $D = S$




O Transistor PMOS

Funcionamento Simplificado: “uma chave eletrônica ideal”



chave fechada
com corrente elétrica até que
 $D=S$




chave aberta
(sem corrente elétrica)
 $D \neq S$


Portas Lógicas CMOS

- Família Lógica CMOS


- Plano Pull-up (PUP) é composto por transistores PMOS
 - NMOS não conduz bem o '1' lógico
- Plano Pull-down (PDN) é composto por transistores NMOS
 - PMOS não conduz bem o '0' lógico
- Somente funções negativas são projetadas
 - INV, NAND, NOR, ...
- As redes de transistores PUP e PDN são complementares



Inversor CMOS



Inversor CMOS





Rede de Transistores

- Transistores NMOS em série

- Existirá um caminho condutivo SOMENTE se $E1 = 1$ 'E' $E2 = 1$
- Lógica NAND $\rightarrow S = !(E1 * E2)$

E1	E2	S
0	0	1
0	1	1
1	0	1
1	1	0





Rede de Transistores

- Transistores NMOS em Paralelo

- Existirá caminho se $E1 = 1$ 'OU' $E2 = 1$
- Lógica NOR $\rightarrow S = !(E1 + E2)$

E1	E2	S
0	0	1
0	1	0
1	0	0
1	1	0




Rede de Transistores



- Transistores PMOS em série

- Existirá um caminho condutivo SOMENTE se $E1 = 0$ **'E'** $E2 = 0$
- Porta lógica NOR


E1	E2	S
0	0	1
0	1	0
1	0	0
1	1	0



- Transistores PMOS em paralelo

- Existirá caminho se $E1 = 0$ **'OU'** $E2 = 0$
- Porta lógica NAND




E1	E2	S
0	0	1
0	1	1
1	0	1
1	1	0



Porta Lógica NAND

○ $S = \neg(E1 * E2)$




E1	E2	S
0	0	1
0	1	1
1	0	1
1	1	0



Porta Lógica NOR

○ $S = !(E1 + E2)$

E1	E2	S
0	0	1
0	1	0
1	0	0
1	1	0





- Regras Básica para construção:
 - Considere que a equação lógica sempre seja negada. Caso esta seja positiva, ao final será necessário acrescentar um inversor na saída da porta.
 - Projete uma associação de transistores NMOS para a rede pull-down.
 - Construa a rede pull-up com configuração complementar a rede pull-down

Portas Lógicas CMOS



○ $S = \neg(A + (B * C))$

1. Considere que a equação lógica sempre seja negada.
(Caso esta seja positiva, ao final será necessário acrescentar um inversor na saída da porta).
2. Projete uma associação de transistores NMOS para a rede pull-down.
3. Construa a rede pull-up com configuração complementar a rede pull-down


A	B	C	S
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0




- Desenho do Layout das máscaras para fabricação do circuito integrado.
- Envolve:
 - Regras de Desenho (*design rules*)
 - Associações dos transistores
 - Posicionamento de transistores, fios e contatos

Regras de Desenho


- Definição das menores larguras e distâncias entre as camadas do leiaute
- Dimensões mais importantes
 - Comprimento do canal (L):
 - Em circuitos digitais, usualmente é o comprimento mínimo permitido pela tecnologia CMOS escolhida
 - Largura do canal (W):
 - Definido pelo projetista com base na área e no desempenho desejado



Regras de Desenho




- 1: mínima extensão da porta (poli) fora da área ativa
- 2: mínima extensão do implante fora da área ativa



- 3: mínima distância entre implante N e implante P
- 4: mínima distância entre implante N (área ativa) e poço N

Fonte: Fernanda Kastensmidt, EMicro2005


Regras de Desenho






- 1: mínima largura de metal 1
- 2: mínima distância entre metal 1
- 3: mínima largura de metal 2
- 4: mínima distância entre metal 2
- 5: mínima largura do contado
- 6: mínima extensão de metal 1 para fora do contato
- 7: mínima distância entre contatos
- 8: mínima largura de via
- 9: mínima extensão de metal 2 para fora da via
- 10: mínima extensão de metal 1 para fora da via

Fonte: Fernanda Kastensmidt, EMicro2005




Leiaute Transistor MOS





Inversor CMOS – Projeto Físico



Inversor CMOS – Projeto Físico




NAND CMOS – Projeto Físico




Compartilhamento de Difusão

Transistores em Paralelo





Transistores em Série




Fonte: José Guntzel, EMicro2010

Caminho de Euler



- É um caminho que passa por cada transistor do circuito exatamente um vez
 - # difusões = # caminhos
 - Casamento de Poli = Matching das entradas





NAND CMOS – Projeto Físico




NOR CMOS – Projeto Físico



Porta Lógica Complexa



Características de Desempenho – Definição Atraso



t_{pHL} = tempo de propagação 1 \rightarrow 0

t_{pLH} = tempo de propagação 0 \rightarrow 1

$$t_p = \frac{t_{pLH} + t_{pHL}}{2}$$



t_f = tempo de descida

t_r = tempo de subida

Fonte: R. Reis 1999


Atraso de Propagação

- Aproximação por circuito RC



Atraso de Propagação

- Dependências do Atraso:
 - Tamanho dos transistores
 - Maior o W dos transistores → maior a capacidade de corrente → **Maior o desempenho**
 - Modelo RC: Maior o W → Menor R



Atraso de Propagação

- Dependências do Atraso:


- Capacitância de saída

- Menor a capacitância de saída → Menor a quantidade de carga que deverá fluir pelos transistores → **Maior o desempenho**

- Modelo RC: Maior Capacitancia de Saída → Maior C


- Rede de transistores

caminho crítico



atraso determinado pela
descarga de C_L , C_1 and C_2


caminho crítico



atraso determinado pela
descarga de C_L

Atraso de Propagação

- Dependência
 - Influência do slope do sinal de entrada
 - Desconsiderada na aproximação por circuito RC




Característica de Potência – Definição de Potência

$$P_{\text{total}} = P_{\text{dynamic}} + P_{\text{static}}$$

$$P_{\text{dynamic}} = P_{\text{switching}} + P_{\text{short circuit}}$$

- $P_{\text{switching}}$ depende da carga e descarga das capacitâncias do circuito
- $P_{\text{Short-circuit}}$ ocorre quando ambas redes de transistores PMOS e NMOS estão parcialmente conduzindo durante uma transição
- P_{static} é o consumo indesejado quando o circuito não realiza nenhuma operação (dispositivo não ideal)

$$P_{\text{switching}} = \alpha C V_{DD}^2 f$$




Característica de Potência – Low Power Design

- Redução da Potência Dinâmica
 - V_{DD} : utilizar a menor tensão de alimentação possível
 - α : evitar chaveamentos desnecessários
 - clock gating, sleep mode
 - C: transistores menores, fios de roteamento mais curtos
 - f: utilizar a menor frequência possível
- Redução da Potência estática
 - Uso “seletivo” de transistores com baixa tensão de limiar (V_{th})
 - Explorar técnicas de redução:
 - Transistores em série (stack effect)
 - Polarização do substrato
 - Redução da temperatura


Outras Famílias Lógicas




Static CMOS




Pseudo-nMOS




CVSL




Domino




Dual-Rail Domino




CPL




EEPL



DCVSPG












Circuitos Sequenciais



- Cruciais em circuitos síncronos
 - Desempenho / área / Potência
- 2 mecanismos de armazenamento
 - Feedback positivo (Inversor de realimentação)
 - “Charge-based” (Alta impedância)



- Pass Transistors

- Transistores (literalmente) utilizados como chaves




Circuitos Sequenciais

- Transmission gates



$g = 0, gb = 1$



$g = 1, gb = 0$




Input

Output

$g = 1, gb = 0$


0



strong 0

$g = 1, gb = 0$

1









strong 1

Circuitos Sequenciais

- Inversor Tri-State
 - Saída em Alta impedância quando $EN = 0$


EN	A	Y
0	0	Z
0	1	Z
1	0	0
1	1	1



- Latch versus Register/Flip-Flop


Latch – Sensível a nível

Positive Level Sensitive Latch





Flip-Flop – Sensível a borda

Positive Edge Sensitive Flip-Flop






Circuitos Sequenciais

- Projeto Latch D





- Operação Latch






Circuitos Sequenciais









○ Projeto Flip-Flop



○ Operação Flip-Flop



Circuitos Sequenciais





- RABAEY, J; CHANDRAKASAN, A.; NIKOLIC, B. Digital Integrated Circuits: a design perspective. 2nd Edition. Prentice Hall, 2003.
- WESTE, Neil; HARRIS, David. CMOS VLSI Design: a circuits and systems perspective. Addison-Wesley, 3rd Edition, 2004.
- UYEMURA, John P. CMOS Logic Circuit Design. Kluwer Academic Publishers, February 1999.

EMICRO/SIM 2013

XV Escola de Microeletrônica da SBC / XXVIII Simpósio Sul de Microeletrônica
Porto Alegre, 29 de abril a 3 de maio de 2013



Portas Lógicas CMOS

Muito Obrigado

paulobutzen@furg.br

Organização



Promoção



IEEE

Apoio

