

ECE 4730: Embedded Systems II

Department of Engineering Utah Valley University

Dr. Ehsan Rohani

This manual is modified with permission from the original work by Ramu Endluri, He Zhou, Andrew Douglass and Sunil P Khatri

Project 3: Creating a Custom Hardware IP and Interfacing it with Software

Objective

The purpose of project this week is to familiarize you with the process of creating and importing a custom IP module for a Zynq Processing System based system. We will be using the 'Create and Package IP' in Vivado to develop a custom peripheral for performing integer multiplication. We will then integrate the integer multiplication peripheral into a microprocessor system and develop software to interact with the peripheral using the SDK. This project serves as a simple hardware/software co-design example.




Figure 1: Zynq System Diagram

System Overview

The microprocessor system you will build in this project is depicted in Figure 1. In the previous project a soft processor Microblaze was used, however in this project you will use the ARM Cortex A9 processor in

the Zynq Chip on ZYBO Z7-10 board. The Zynq chip is divided into Processing System(PS) and Programming Logic(PL). PS has a dual-core ARM Cortex-A9 processor and PL uses Xilinx 7 series FPGA logic cells. In place of the GPIO modules, utilized in the last project, is a multiplication block, which represents the integer multiplication peripheral you will create. The UART in Figure 1 will be used to connect the USB-UART port on the ZYBO board to the workstation computer via a cable which will display the output of the software executing on the PS. The software you will develop in this project will provide proof of operation for your multiplication peripheral.

Procedure

1. Providing the board specification files to Vivado

(a) Download the board specification files from:

["https://github.com/Digilent/vivado-boards/archive/master.zip"](https://github.com/Digilent/vivado-boards/archive/master.zip)

(b) Extract the folder into "C:\Xilinx\Vivado"

The folder "vivado-boards-master" should be in the "Vivado" folder.

2. Create Zynq Base System

(a) To begin, open Vivado and before creating a new project type the following instruction in the TCL console (this instruction is setting the path for Vivado to the board specification files):

```
set_param board.repoPaths [list "C:/Xilinx/Vivado/vivado-boards-master/new/board_files"]
```

(b) Create a new project as shown in previous project with one exception. In the Default part window, click on 'Boards' and select 'Zybo Z7-10' as shown in Figure 2. We will select hardware using the 'Board' tab from now on.

(c) Click on 'Create Block Design' and name the design 'multiply'. In the diagram, add 'ZYNQ7 Processing System' IP as in Figure 3.

(d) Do not select 'Run Block Automation' as in previous lab. Double click on the PS IP to open 'Recustomize IP' window. Download the 'ZYBO Z7 B2 .tcl' file from "Canvas-> Modules -> Project Files & Assignments -> LostAndFoundFiles.zip" and save it to your lab folder. In the 'Re-customize IP' window, click on 'Presets & Apply Configuration', and import the TCL file you just downloaded. Then click on 'Peripheral I/O Pins' tap and uncheck all the peripheral I/O pins.

(e) In the 'Re-customize IP' window, click on 'Peripheral I/O Pins'. To build the hardware depicted in Figure3. Enable 'UART 1' by clicking on the check box. Double check and make sure that only the 'UART 1' is selected.

(f) Click on 'Zynq Block Design' tab and observe the diagram. Note that the 'Application processing Unit' which represent the ARM processors on the ZYBO board is connected to 'UART 1' through a 'Central Interconnect' block. Click 'OK'

Project 3




Figure 2:Zybo Z7-10




Figure 3:ZYNQ7 Processing System

- (g) PS is ready and the next part is to create the 'multiply' IP. Click on 'Tools' on the menu bar and select 'Create and Package IP'. This will open 'Create and Package New IP' window and click on 'Next'. Now select 'Create a new AXI4 peripheral' and click on 'Next'.




Figure 4: Create an Package Location

- (h) A window will appear prompting you to assign a name and version number to your peripheral (Figure4). Name the peripheral 'multiply' and leave the version number as default (i.e 1.0). You can enter a short description of your peripheral if you would like in the 'Description' field.




Figure 5: Create new IP

- (i) The next window will ask us to select 'Interface'. Leave the default values

Project 3

Interface type : Lite
Interface mode: slave
Data Width: 32
Number of Registers: 4

We will need only three registers for the 'multiply' IP however the minimum number of registers allowed is 4 (see Figure 6), Click on 'Next'. You will see a summary of the IP we have created.

3. We still need to add the functionality of the multiplier to this IP. Check 'Edit IP' and click 'Finish'. Another Vivado window will open which will allow you to modify the peripheral that we created. At this point, the peripheral that has been generated by Vivado is an AXI lite slave that contains 4 x 32 bit read/write registers. We want to add our multiplier code to the IP and modify it so that two of the registers connect to the multiplier inputs and another register connects to the multiplier output. Edit 'mutiply' IP and Import it to PS

(a) Open the new Vivado window that contains the peripheral we created (not the base project). Review the information under the various tabs in the Package IP tab.

(b) In the sources window, expand 'multiply v1 0' and double click on the 'multiply v1_0_S00_AXI.v' file to open it.

(c) Examine the verilog code in file and try to understand each function, especially how the 'read' and 'write' functions are implemented. Comment out any code that writes to 'slv_reg2' (i.e. 'slv_reg2 <='). This will deactivate the write capabilities to the third software register which is our multiplier output. Remember that we cannot have two drivers for a particular register unless we add multiplexing logic.




Figure 6:IP Interface Options

(d) While the 'multiply v1_0_S00_AXI.v' file is still open, locate the '// Add user logic here' line and insert the following code:

```
reg [0 : C_S_AXI_DATA_WIDTH-1] tmp_reg;
```

```

always @(posedge S_AXI_ACLK) begin
  if( S_AXI_ARESETN == 1'b0 ) begin
    slv_reg2 <= 0;
    tmp_reg <= 0;
  end
  else begin
    tmp_reg <= slv_reg0 * slv_reg1;
    slv_reg2 <= tmp_reg;
  end
end
end

```

Examine the above code, comment it appropriately, and save it.

- (e) In Package IP tab, click on 'Review and Package' and select 'Re-package'. Now Vivado will repackage the IP with added functionality. When Vivado finishes packaging the IP, close the project.
4. At this point in the project, we have used Vivado to generate template hardware peripheral files for our multiplication peripheral based on our specifications. We have also added user logic in Verilog to our template for the multiplication functionality of our peripheral. We are now ready to import our peripheral into Vivado and add it to our PS system.
- (a) Now, select the Vivado window which has the PS system. Open the diagram tab and add 'multiply' or the 'multiply_v1.0' IP to the PS system. Select 'Run Connection Automation' and in the prompted window select 'All Automation' and click 'OK'. Once automation is completed, a layout is generated. Right click on the diagram and select 'Regenerate Layout' to re draw the layout design. The layout is shown in Figure 7. A 'Processor System Reset' block is also created which synchronizes the peripheral and interconnect reset to clock.




Figure 7: Layout of the Design

- (b) In the source tab, right click on your block design and select 'Create HDL wrapper'. In the 'Create HDL wrapper' window select 'Let Vivado manage wrapper and auto update'. This will create the top module for the blocks in the block diagram. Click 'OK'

- (c) Now we have the PS system and multiply IP ready. It is time to generate the bitstream. In the Flow Navigator, select 'Generate Bit Stream'. Ignore any critical messages during the process.
 - (d) Once the bit generation is complete, it is time to write an application and test the multiply IP.
 - (e) Export the design including bit stream as shown in previous project.
5. Launch SDK and write multiplication test application.
- (a) Currently, our hardware should be ready to go. Next step is to create an application to test our 'multiply' IP peripheral. Open the SDK and click on 'File' and select 'New' -> 'Application Project'. In the new project window, give a name (e.g. multiply_test) to the project and leave the default values for the remaining fields. Click 'Next' and select 'Hello World!' and 'Finish'. This step will generate the necessary templates files for our PS on the ZYBO board.
 - (b) In the project explorer, expand 'multiply test'. Under the src folder, open 'helloworld.c' file and examine the code generated.
 - (c) Edit the 'helloworld.c' source file to write values to the registers 'slv_reg0' and 'slv_reg1' and read the multiplication result from 'slv_reg2'. The value stored in each of these three registers should be printed to the terminal using printf.
 - (d) Once you have written the source file, save it under src folder. Click on 'Xilinx Tools' and select 'Program FPGA' to program the bitstream file to the ZYBO Z7-10 board. Click 'Program'. Under 'multiply test' expand 'binaries'. Right click on 'multiply test.elf', select 'Run As' and click on 'Launch on Hardware(GDB)'. This command creates a configuration file which we can use to run our application. Vivado will launch the application on the ZYBO Z7-10 board.
 - (e) To see the output of the printf statements in our code, we must use the 'SDK Terminal' inside of the SDK. Click on the SDK terminal tab at the bottom of the window. At the top left of the terminal click on the green plus button. Keep all the setting default, but type in the COM port associated with your board. We can find the port number the board is connected to inside of Window's "Device Manager" program. Click OK to connect the terminal to the board. You must connect the board to the terminal before you run your program to view the output.

If everything is correct, you will see text being printed to the serial console. Demonstrate your progress to the instructor.

The following Hints will help:

- You will need to include the xparameters.h, xil_io.h, and multiply.h in the source file. SDK will display the files included in your source code in the outline window to the right side.
- Look for functions to read and write to a register in multiply.h
- The *RegOffset* value for 'slv_reg0' is 0, and the four 32-bit registers are consecutively located in memory.
- Use a for-loop to write different values (varying from 0 to 16) in 'slv_reg0' and 'slv_reg1' and read the corresponding multiplication result from 'slv_reg2'.

- To read or write to slave registers, make sure that the base address is of the type 'Unsigned 32-bit integer (u32)'
- Do not remove the functions that initialize and clean the board in your C program. They are essential for your code to operate properly.
- If you close the multiply IP block, you can open it again by right clicking on the multiply IP block and selecting 'Edit in IP Packager'.

Deliverables

1. [7 points.] Demo the working multiplier to the instructor.

Submit a project report with the following items:

2. [5 points.] Correct format including an Introduction, Procedure, Results, and Conclusion.
3. [2 points.] The output of the terminal.
4. [6 points.] Answers to the following questions:
 - (a) What is the purpose of the tmp reg from the Verilog code provided in project, and what happens if this register is removed from the code?
 - (b) What values of 'slv_reg0' and 'slv_reg1' would produce incorrect results from the multiplication block? What is the name commonly assigned to this type of computation error, and how would you correct this? Provide a Verilog example and explain what you would change during the creation of the corrected peripheral.