

**Purpose:** Gain familiarity with using Verilog and Xilinx Vivado to implement a timing-critical serial communications project using the Digilent Basys 3 FPGA board.

**Procedure:** Your task is to design, simulate and test in hardware (on the Digilent Basys 3 FPGA prototyping board) a “Device” which displays variable color patterns on a **string of five (5)** WS2812B GRB LEDs in the following manner (the points listed are associated with the score (on a 100-point scale) to be assigned to your project):

- ⇒ The pattern of GRB LED change is entirely up to you to decide. The sophistication and inventiveness of your design will have some impact on the score awarded for your project. You may also choose to utilize other user-interface display elements on the Basys 3 board (for example, the seven-segment displays and the 16 individual green LEDs), depending upon the needs of your “Device.”
  - If your project just simply turns on one to five LEDs but does nothing to change their color beyond the capabilities provided in the SimpleSend example project, your team will be awarded a score in the vicinity of 50%.
  - If your project animates the color display, for example by providing a controllable timing loop to automatically vary the color of the GRB LEDs, your team will be awarded a score in the vicinity of 70–85%.
  - If your project utilizes additional inputs AND interacts with the user when enabled by moving a singularly colored LED “sprite” across the sequence of GRB LEDs (for example, a user press of the left button causes the “sprite” to move to the left while a user press of the right button causes the “sprite” to move to the right), your team will be awarded a score in the vicinity of 80–95%.
  - If your project implements an “interactive game” between the Basys 3 and the human user, where a clear goal is described in the one-page written description listed below, a score is maintained and displayed in some way, and the game terminates with an understood “win” or “loss” score, your team will be awarded a score in the vicinity of 90–100%.

There is an intentional overlap in the score ranges listed above, to account for variations in the quality of the design and the accompanying documentation.

**Turn in:** For this Project, turn in electronically (as one zip-file attachment) the following items. You may send the zip file as an email attachment, sent to [chgw@uwyo.edu](mailto:chgw@uwyo.edu), or if the file is too large to send, upload it to the directory EE4490\Projects\Project-1\_Turn-in on the \\warehouse\ece network drive). The zip file must contain:

- ⇒ A one-page written description of the functionality to be provided by your design, as a PDF file. That is, explain in layman’s terms (i.e., language that does not require an education in electrical or computer engineering) specifically what your “Device” does.
- ⇒ A 2–4 page technical description of your modular implementation of the “Device,” as a PDF file. This description should include the following:
  - An “RTL Schematic” of the top-level design of your implementation.
  - An inventory (tabular list, for example) of the Basys 3 user-interface resources which are utilized by your design. For example, which switches, buttons and Basys 3 LEDs are utilized for what

user-interface functionality, and what Basys 3 PMOD port usage will be required to connect to the WS2812B LED strip.

- A brief description of the functionality of the individual Verilog modules (that is, from a black-box sense, what functionality each module provides). Feel free to include ASM charts for one or more modules (as an appendix that doesn't count against the page limit) to document the operation of your FSMs, if you feel it helps convey the desired information.

⇒ Your zip-file must also include the following (in a separate folder within the zip file):

- All Verilog source files (filename extension `.v`) utilized in the implementation of your project. You should also include any test benches and simulation results to demonstrate the desired behavior of your appropriate modules.
- The Xilinx Vivado design constraints file (filename extension `.xdc`) utilized by your project.
- The bitstream file (filename extension `.bit`) produced by Vivado to program the FPGA.

⇒ Finally, to visually show how your project works, submit a **brief** video file (in a standard file format such as `.mp4`) that demonstrates your project in operation. Your team members should show up in the video at some point as a way to show that it's your design. Don't go overboard with this! When I wrote "brief" above, I meant it.

These specific files (**and ONLY THESE FILES, no other content**) should be placed in a zipped archive file with the following name:

EE4490\_Proj01\_Lastname1\_Lastname2.zip

The two students for the team should substitute their last names in the obvious two positions of the filename. Note that the separators in the filename are underscore characters, not spaces. This file must be emailed or uploaded no later than 1600L on Tuesday October 16, 2018.

You are free to create the written documents described above using any program, such as L<sup>A</sup>T<sub>E</sub>X, Microsoft Word, etc., but the file you submit must be a valid PDF file, having a page size of 8.5 x 10 inches, with approximately 1-inch margins all around, and with the main body font size no smaller than 10 points (12 points is preferred). The writing style should be serious<sup>1</sup> yet also brief, clear, and concise.

\*\*\* Enjoy... \*\*\*

---

<sup>1</sup>Ask yourself if you'd be comfortable submitting this to your boss at your first engineering job after graduation. Proper grammar and spelling, along with logical, organized sentences are required.