

A33 Datasheet

Quad-Core Mobile Application Processor

Version 1.2

Jan. 20, 2015



REVISION HISTORY

Version	Date	Description		
1.0	May.21, 2014	Initial release version		
1.1	Sep 22,2014	Modify GPIO Multiplexing Functions		
1.2	Jan 20,2015	Modify feature and block diagram		





DECLARATION

THIS A33 DATASHEET IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF ALLWINNER TECHNOLOGY ("ALLWINNER"). REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF ALLWINNER AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE INFORMATION FURNISHED BY ALLWINNER IS BELIEVED TO BE ACCURATE AND RELIABLE. ALLWINNER RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE. ALLWINNER DOES NOT ASSUME ANY RESPONSIBILITY AND LIABILITY FOR ITS USE. NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF ALLWINNER. THIS DATASHEET NEITHER STATES NOR IMPLIES WARRANTY OF ANY KIND, INCLUDING FITNESS FOR ANY PARTICULAR APPLICATION.

THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. ALLWINNER SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.





TABLE OF CONTENTS

1.	OVE	RVIEW	5
2.	FEA	TURE	6
	2.1.	CPU Architecture	6
	2.2.	GPU Architecture	6
	2.3.	Memory Subsystem	6
	2.4.	System Peripheral	7
	2.5.	Display Subsystem	8
	2.6.	Video Engine	8
	2.7.	Video Input	8
	2.8.	Audio Subsystem	8
	2.9.	External Peripherals	9
	2.10.	Package	
3.	BLO	CK DIAGRAM	11
4.	PIN	DESCRIPTION	
	4.1.	Pin Characteristics	12
	4.2.	GPIO Multiplexing Functions	18
	4.3.	Detailed Pin/Signal Description	
5.	ELEC	CTRICAL CHARACTERISTICS	
	5.1.	Absolute Maximum Ratings	25
	5.2.	Recommended Operating Conditions	
	5.3.	DC Electrical Characteristics	26
	5.4.	Oscillator Electrical Characteristics	26
	5.5.	Power on and Power off Sequence	27
6.	PIN	ASSIGNMENT	29
	6.1.	PIN MAP	29
	6.2.	Package dimension	30



1. OVERVIEW

The Allwinner A33 is a remarkably power-efficient quad-core mobile application processor that based on ARM CortexTM-A7 CPU together with Mali400MP2 GPU architecture. It also outperforms its competitors in terms of total system cost, and enables excellent user experience without compromising the battery life.

Main features of A33 include:

CPU architecture: A33 is based on quad-core CortexTM-A7 CPU architecture to deliver superior system performance as well as optimized battery life experience, in that CortexTM-A7 is the most power efficient CPU core ARM's ever developed;

Graphic: A33 adopts the extensively implemented and technically mature Mali400MP2 GPU to provide end users with optimal experience in web browsing, video playback and games; OpenGL ES 2.0 and OpenVG 1.1 standards are supported;

Video Engine: A33 supports high-definition 1080P video processing, and supports various mainstream video standards such as H.264, VP8, MPEG 1/2/4, JPEG/MJPEG, etc;

Display: A33 supports CPU/RGB/LVDS LCD interface up to 1280x800 resolution. Four-lane MIPI DSI (Display Serial Interface) is integrated as well, supporting MIPI DSI V1.01 and MIPI D-PHY V1.00;

Image: A33 supports a parallel CMOS sensor interface up to 5M resolution.

Thanks to its advanced system design and outstanding software optimization, the A33 is capable of providing top-notch system performance with long-lasting battery life experience: in addition to its energy-efficient CortexTM-A7 CPU architecture, advanced fabrication process, video acceleration hardware, DVFS technology support and high system integration, A33 also features a unique Talking Standby Mode where the processor can be inactive during voice calls to provide end users with ultra-long battery life experience. Additionally, Allwinner A33 features high system integration with a wide range of integrated I/Os like 4-lane MIPI DSI, LVDS, USB OTG,USB HOST, SD/MMC, I2S/PCM, thus significantly reducing system components required in design to simplify product design and reduce total system costs.



2. FEATURE

2.1. CPU Architecture

The quad-core A33 platform is based on ARM's CortexTM-A7 CPU architecture.

- ARMv7 ISA standard instruction set plus Thumb-2 and Jazeller RCT
- NEON with SIMD and VFPv4 support
- Support hardware virtualization
- Support LPAE
- Integrated 32KB L1 instruction cache and 32KB L1 data cache for each CPU
- Shared 512KB L2 cache
- Support DVFS with independent power domain

2.2. **GPU Architecture**

- ARM Mali400MP2 GPU
- Support OpenGL ES 2.0 / OpenVG 1.1 standard

2.3. Memory Subsystem

Boot ROM

- Support system boot from Raw NAND, eMMC , SPI Nor Flash, SD/TF card
- Support system code download through USB OTG

SDRAM

- Support 2GB address space
- Support 16-bit bus width
- Compatible with JEDEC standard DDR3/DDR3L SDRAM
- Clock frequency up to 667MHz
- Support Memory Dynamic Frequency Scale
- Support two ranks
- Support 16 address signal lines and 3 bank signal lines

NAND Flash

- Comply to ONFI 2.3 and Toggle 1.0
- Up to 64-bit ECC per 512 bytes or 1024 bytes
- 8-bit Raw NAND flash controller sharing pin with eMMC
- Up to 2 CE and 2 RB signals
- Support SLC/MLC/TLC NAND and EF-NAND
- Support SDR/ONFI DDR/Toggle DDR NAND

SD/MMC Interface

- Up to three SD/MMC controllers
- Comply to eMMC standard specification V4.41, SD physical layer specification V2.0, SDIO card specification
 V2.0
- 1-bit or 4-bit data bus transfer mode for SD and SDIO cards up to 50MHz
- 1-bit,4-bit or 8-bit data bus transfer mode for MMC cards up to 50MHz in SDR modes



2.4. System Peripheral

Timer

- Support two timers: clock source can be switched over 24MHz and 32768Hz
- Support two 33-bit AVS counters
- Support one 64-bit system counter from 24MHz
- Support watchdog to generate reset signal or interrupts

High Speed Timer

- Clock source is fixed to AHB1, and the pre-scale ranges from 1 to 16
- Support one 56-bit counter

RTC

- Timer,Calendar,Alarm
- Support full clock features: second/minute/hour/day/month/year(with leap year)
- Support 32768Hz clock fanout

GIC

- Support 16 SGIs, 16 PPIs and 128 SPIs
- Support ARM architecture security extensions
- Support ARM architecture virtualization extensions
- Support single processor and multiprocessor environments

DMA

- 8-channel DMA
- Support data width of 8/16/32 bits
- Support linear and IO address modes
- Support data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory

CCU

- 11 PLLs
- 24MHz oscillator, a 32768Hz oscillator and an on-chip RC oscillator
- Support clock gating control for individual components
- Clock generation, clock division, clock output

PWM

- Up to 2 PWM outputs
- Support cycle mode and pulse mode
- The pre-scale is from 1 to 16

Security System

- Support Symmetrical Algorithm: AES, DES, TDES(3DES)
- Support Hash Algorithm:SHA-1, MD5
- Support 160-bits hardware PRNG with 175-bits seed
- Support ECB, CBC, CTR modes for DES/3DES
- Support ECB, CBC, CTR, CTS modes for AES
- Support 128-bits, 192-bits and 256-bits key size for AES
- 32-words RX FIFO and 32-words TX FIFO for high speed application
- Support CPU mode and DMA mode



2.5. Display Subsystem

Display Engine

- Four movable layers, each layer size up to 2048x2048 pixels
- Ultra-Scaling engine
 - -- 4-tap scale filter in horizontal and vertical
 - -- Support input size up to 2048x2048 resolution and output size up to 1280x1280 resolution
- Support multiple image input formats: 1/2/4/8-bpp mono/palette,16/24/32-bpp color, YUV444/420/422/ 411
- Support alpha blending/color key/gamma
- Support output color correction:luminance/hue/saturation,etc
- Support Saturation Enhancement and Dynamic Range Control
- Support real time write back function

Video Output

- Support RGB/CPU/LVDS LCD interface up to 1280x800 resolution
- Integrated 4-lane MIPI DSI interface up to 1280x800 resolution
 - -- Support MIPI DSI V1.01 and D-PHY V1.00
- -- Support command mode and video mode (non-burst mode with sync pulses, non-burst mode with sync event and burst mode)
 - -- Support pixel format:RGB888,RGB666,loosely RGB666 and RGB565
- Dither function from RGB666/RGB565 to RGB888

2.6. Video Engine

Video Decoding

- Support video playback up to 1920x1080@60ps
- Support multi-format video playback, including MPEG 1/2, MPEG4 SP/ASP GMC, WMV9/VC1, H.263 including Sorenson Spark, H.264 BP/MP/HP, VP8, JPEG/MJPEG, etc

Video Encoding

- Support H.264 HP video encoding up to 1920x1080@60fps
- JPEG baseline: picture size up to 4080x4080
- Support Alpha blending
- Support thumb generation
- 4x2 scaling ratio: from 1/16 to 64 arbitrary non-integer ratio

2.7. Video Input

CSI

- Support parallel camera sensor
- Support 8bit CCIR656 protocol
- Maximum still capture resolution to 5M
- Maximum video capture resolution to 1080p@30fps

2.8. Audio Subsystem

Analog Audio Codec

- Support stereo audio DAC
 - -- Up to 100dB SNR
 - -- 8KHz to 192KHz DAC sample rate
- Stereo audio ADC



- -- Up to 96dB SNR
- -- 8KHz ~ 48KHz ADC sample rate
- Support four analog audio inputs
 - -- Two microphone differential inputs for main mic and headphone mic
 - -- One differential phone input for modem
 - -- One stereo line-in input for FM
- Support two analog audio outputs
- -- One stereo or differential capless headphone output
- -- One differential earpiece output
- Support talking standby mode, where the application processor remains inactive during voice call application
- Support Dynamic Range Controller adjusting the DAC playback output(DRC)
- Support Automatic Gain Control adjusting the ADC recording output(AGC)
- Two PCM interface connected with BB and BT

Digital Audio

- Support two I2S/PCM compliant digital audio interfaces for modem and BT
- I2S or PCM configured by software
- Support 3 I2S Data formats: Standard I2S,Left Justified and Right Justified
- I2S supports 2 channels output and 2 channels input
- PCM supports 8/16-bit word length, 8-bit u-law and A-law compress sample
- Sample rate from 8KHz to 192KHz
- Support 16,20,24bits audio data resolutions
- One 128x24-bits FIFO for data transmit, one 64x24-bits FIFO for data receive

2.9. External Peripherals

USB 2.0 OTG

- Support High-Speed (HS, 480-Mbps), Full-Speed (FS, 12-Mbps), and Low-Speed (LS, 1.5-Mbps) in Host mode
- Support High-Speed (HS, 480-Mbps) and Full-Speed (FS, 12-Mbps) in Device mode
- Support up to 10 user-configurable endpoints for Bulk, Isochronous, Control and Interrupt
- Support the embedded DMA

USB Host

- EHCI/OHCI-compliant hosts
- USB2.0 PHY and HSIC
- Support High-Speed(HS,480Mbps),Full-Speed(FS,12Mbps),and Low-Speed(LS,1.5Mbps) Device
- An internal DMA Controller for data transfer with memory

KEYADC

- 6-bit resolution
- Support single key, normal key and continuous key

UART

- Five UART controllers
- FIFO size up to 64 bytes
- Support speed up to 3MHz
- Compliant with industry-standard 16550 UARTs
- Support Infrared Data Association(IrDA) 1.0 SIR

SPI

- One SPI controller
- Master/Slave configurable
- Full-duplex synchronous serial interface
- Two 64-Bytes FIFO for SPI-TX and SPI-RX operation





- DMA-based or interrupt-based operation
- Polarity and phase of the chip select(SPI_SS) and SPI_Clock(SPI_SCLK) are configurable

TWI

- Up to four TWIs(Two Wire Interface) controllers
- One dedicated TWI for CSI
- Support Standard mode(up to 100K bps) and Fast mode(up to 400K bps)
- Master/Slave configurable
- Allows 10-bits addressing transactions

RSB[™](Reduced Serial Bus)

- Speed up to 20MHz with lower power consumption
- Support Push-Pull bus
- Support Host mode
- Support multiple devices
- Programmable output delay of CD signal
- Parity check for address and data transmission


2.10. Package





3. BLOCK DIAGRAM

The following figure shows the block diagram of A33 processor.





4. PIN DESCRIPTION

4.1. PIN CHARACTERISTICS

Table 4-1 lists the characteristics of A33 Pins from seven aspects:BALL#,Pin Name,Default Function,Type,Reset State,Default Pull Up/Down,and Buffer Strength.

NOTES

- 1) Default Function defines the default function of each pin,especially for pins with multiplexing functions;
- 2) **Type** defines the signal direction: I (Input), O (Output), I/O(Input/Output), OD(Open Drain), A (Analog), AI(Analog Input), AO(Analog Output), AIO (Analog Input/Output), P (Power), G (Ground);
- 3) **Reset State** defines the state of the terminal at reset: Z for high-impedance;
- 4) **Default Pull Up/Down** defines the presence of an internal pull up or pull down resister. Unless otherwise specified, the pin is default to be floating, and can be configured as pull up or pull down;
- 5) **Buffer Strength** defines drive strength of the associated output buffer. It is tested in the condition that VCC= 3.3V, strength=MAX;

Table 4-1. Pin Characteristics

Ball#	Pin Name [®]	Default Function ^o	Type [®]	Reset State®	Default Pull Up/Down°	Buffer Strength [®] (mA)
DRAM					- 1	
E4	DA0	DRAM	О	Z		
D1	DA1	DRAM	0	Z	-	
F2	DA2	DRAM	0	Z		-
Н3	DA3	DRAM	0	Z		-
D2	DA4	DRAM	0	Z	-	-
F1	DA5	DRAM	0	Z	-	-
A1	DA6	DRAM	0	Z	-	-
G4	DA7	DRAM	0	z	-	-
B1	DA8	DRAM	0	Z	-	-
F4	DA9	DRAM	0	Z	-	-
E2	DA10	DRAM	О	Z	-	-
C2	DA11	DRAM	0	Z	-	-
E1	DA12	DRAM	О	z	-	-
F3	DA13	DRAM	О	Z	-	-
C1	DA14	DRAM	О	z	-	-
E3	DA15	DRAM	О	z	-	-
J3	DBA0	DRAM	О	Z	-	-
K4	DBA1	DRAM	О	z	-	-
H4	DBA2	DRAM	О	z	-	-
M3	DCAS	DRAM	О	Z	-	-
G1	DCK	DRAM	О	z	-	-
G2	DCKB	DRAM	О	Z	-	
J4	DCKE	DRAM	О	Z	-	
N7	DCKE1	DRAM	О	Z	-	-
N3	DCS	DRAM	0	Z	-	
N5	DCS1	DRAM	0	Z	-	-



						Till Description
Ball#	Pin Name [®]	Default Function [®]	Type [®]	Reset State®	Default Pull Up/Down°	Buffer Strength [°] (mA)
M1	DQ0	DRAM	1/0	z	_	-
M2	DQ1	DRAM	I/O	Z	_	-
L1	DQ2	DRAM	I/O	Z	_	-
L2	DQ3	DRAM	I/O	Z	_	-
J1	DQ4	DRAM	I/O	Z	_	-
J2	DQ5	DRAM	1/0	Z	_	-
H1	DQ6	DRAM	1/0	Z	_	-
H2	DQ7	DRAM	I/O	Z	_	-
U3	DQ8	DRAM	I/O	Z	_	-
U1	DQ9	DRAM	1/0	Z	-	-
U2	DQ10	DRAM	1/0	Z	-	-
T2	DQ11	DRAM	1/0	Z		
R2	DQ12	DRAM	1/0	z	-	-
P1	DQ13	DRAM	1/0	Z	-	-
P2	DQ14	DRAM	1/0	Z	- 🛦	
N1	DQ15	DRAM	1/0	Z		-
Т3	DQM1	DRAM	О	Z		-
N2	DQM0	DRAM	О	z		
R1	DQS1	DRAM	1/0	Z		-
T1	DQS1B	DRAM	1/0	Z		-
K2	DQS0	DRAM	1/0	Z	-	-
K1	DQS0B	DRAM	I/O	Z	-	-
L3	DODT	DRAM	0	Z	-	-
L7	DODT1	DRAM	О	Z	-	-
L4	DRAS	DRAM	О	Z	-	-
G3	DRST	DRAM	О	Z	-	-
M4	DVREF	DRAM	Р	Z	-	-
К3	DWE	DRAM	О	Z	-	-
R3	DZQ	DRAM	А	z	-	-
H5, J5, K5, L5, H6, J6	VCC-DRAM	POWER	Р	_	-	-
P3	VDD-DLL	POWER	Р	-	_	-
GPIO B						
G17	PB0	GPIO	1/0	z	NO PULL	20
G16	PB1	GPIO	1/0	z	NO PULL	20
F17	PB2	GPIO	1/0	z	NO PULL	20
F16	PB3	GPIO	1/0	z	NO PULL	20
G14	PB4	GPIO	I/O	Z	NO PULL	20
G15	PB5	GPIO	1/0	z	NO PULL	20
F14	PB6	GPIO	1/0	Z	NO PULL	20
F15	PB7	GPIO	1/0	z	NO PULL	20
GPIO C						



	· · · · · · · · · · · · · · · · · · ·				Pin Descript		
Ball#	Pin Name [®]	Default Function [®]	Type [®]	Reset State®	Default Pull Up/Down°	Buffer Strength [®] (mA)	
D12	PC0	GPIO	I/O	z	NO PULL	20	
C12	PC1	GPIO	I/O	z	NO PULL	20	
C11	PC2	GPIO	1/0	z	NO PULL	20	
D11	PC3	GPIO	I/O	z	Pull-up	20	
B11	PC4	GPIO	1/0	z	Pull-up	20	
C10	PC5	GPIO	1/0	z	NO PULL	20	
D10	PC6	GPIO	1/0	z	Pull-up	20	
A12	PC7	GPIO	1/0	z	Pull-up	20	
A11	PC8	GPIO	1/0	z	NO PULL	20	
B10	PC9	GPIO	1/0	z	NO PULL	20	
A10	PC10	GPIO	1/0	z	NO PULL	20	
В9	PC11	GPIO	1/0	z	NO PULL	20	
A9	PC12	GPIO	1/0	z	NO PULL	20	
B8	PC13	GPIO	1/0	z	NO PULL	20	
A8	PC14	GPIO	1/0	z	NO PULL	20	
B7	PC15	GPIO	1/0	z	NO PULL	20	
A7	PC16	GPIO	1/0	Z	NO PULL	20	
GPIO D				_ \			
R12	PD2	GPIO	1/0	Z	NO PULL	20	
P12	PD3	GPIO	I/O	Z	NO PULL	20	
R11	PD4	GPIO	I/O	Z	NO PULL	20	
P11	PD5	GPIO S	I/O	Z	NO PULL	20	
R10	PD6	GPIO	1/0	z	NO PULL	20	
P10	PD7	GPIO	I/O	z	NO PULL	20	
R9	PD10	GPIO	I/O	z	NO PULL	20	
P9	PD11	GPIO	I/O	z	NO PULL	20	
R8	PD12	GPIO	I/O	z	NO PULL	20	
P8	PD13	GPIO	I/O	z	NO PULL	20	
R7	PD14	GPIO	I/O	z	NO PULL	20	
P7	PD15	GPIO	I/O	z	NO PULL	20	
U11	PD18	GPIO	I/O	z	NO PULL	20	
T11	PD19	GPIO	I/O	Z	NO PULL	20	
U10	PD20	GPIO	I/O	z	NO PULL	20	
T10	PD21	GPIO	I/O	z	NO PULL	20	
U9	PD22	GPIO	I/O	z	NO PULL	20	
Т9	PD23	GPIO	I/O	z	NO PULL	20	
U8	PD24	GPIO	I/O			20	
Т8	PD25	GPIO	I/O	z	NO PULL	20	
U7	PD26	GPIO	I/O	z	NO PULL	20	
Т7	PD27		I/O	z	NO PULL	20	
M11, N11	VCC-PD	POWER	Р	-	-	-	
GPIO E							



	,	*			•	Fill Description
Ball#	Pin Name [®]	Default Function®	Type [®]	Reset State®	Default Pull Up/Down®	Buffer Strength [©] (mA)
C5	PE0	GPIO	I/O	z	NO PULL	20
D5	PE1	GPIO	1/0	Z	NO PULL	20
C6	PE2	GPIO	1/0	Z	NO PULL	20
D6	PE3	GPIO	I/O	Z	NO PULL	20
A6	PE4	GPIO	I/O	Z	NO PULL	20
В6	PE5	GPIO	I/O	Z	NO PULL	20
A5	PE6	GPIO	I/O	Z	NO PULL	20
B5	PE7	GPIO	1/0	Z	NO PULL	20
A4	PE8	GPIO	I/O	Z	NO PULL	20
B4	PE9	GPIO	I/O	Z	NO PULL	20
A3	PE10	GPIO	I/O	Z	NO PULL	20
В3	PE11	GPIO	I/O	Z	NO PULL	20
A2	PE12	GPIO	I/O	Z	NO PULL	20
B2	PE13	GPIO	I/O	Z	NO PULL	20
C3	PE14	GPIO	I/O	Z	NO PULL	20
D3	PE15	GPIO	I/O	Z	NO PULL	20
C4	PE16	GPIO	I/O	Z	NO PULL	20
D4	PE17	GPIO	I/O	z	NO PULL	20
GPIO F	1	1				l
D9	PF0	GPIO	1/0	2	NO PULL	20
C9	PF1	GPIO	//0	Z	NO PULL	20
D8	PF2	GPIO	l/O	Z	NO PULL	20
C8	PF3	GPIO	1/0	z	NO PULL	20
D7	PF4	GPIO	I/O	Z	NO PULL	20
C7	PF5	GPIO	I/O	Z	NO PULL	20
GPIO G			I .			
A15	PG0	GPIO	I/O	Z	NO PULL	20
B15	PG1	GPIO	I/O	Z	NO PULL	20
A14	PG2	GPIO	I/O	Z	NO PULL	20
B14	PG3	GPIO	I/O	Z	NO PULL	20
A13	PG4	GPIO	I/O	Z	NO PULL	20
B13	PG5	GPIO	I/O	Z	NO PULL	20
A17	PG6	GPIO	I/O	Z	NO PULL	20
B17	PG7	GPIO	I/O	Z	NO PULL	20
B16	PG8	GPIO	I/O	z	NO PULL	20
A16	PG9	+	I/O	z	NO PULL	20
C17	PG10	GPIO	I/O	Z	NO PULL	20
C16	PG11	GPIO	I/O	Z	NO PULL	20
C15	PG12	GPIO	I/O	Z	NO PULL	20
C14	PG13	GPIO	I/O	z	NO PULL	20
GPIO H	1	1	1	1	1	l
D17	PH0	GPIO	I/O	z	NO PULL	20
	1	I	l	1	i .	<u>I</u>



					Г	riii Description
Ball#		Default Function [®]	Type [®]	Reset State®	Default Pull Up/Down [®]	Buffer Strength [©] (mA)
D16	PH1	GPIO	1/0	Z	NO PULL	20
D15	PH2	GPIO	1/0	Z	NO PULL	20
D14	PH3	GPIO	I/O	Z	NO PULL	20
D13	PH4	GPIO	I/O	Z	NO PULL	20
C13	PH5	GPIO	1/0	Z	NO PULL	20
E17	PH6	GPIO	I/O	Z	NO PULL	20
E16	PH7	GPIO	I/O	Z	NO PULL	20
E15	PH8	GPIO	I/O	Z	NO PULL	20
E14	РН9	GPIO	1/0	Z	NO PULL	20
GPIO L		l	I.	l	l	
P16	PL0	GPIO	I/O	Z	Pull-up	20
P15	PL1	GPIO	1/0	Z	Pull-up	20
U14		GPIO	I/O		NO PULL	20
T14		GPIO	I/O	-		20
R14		GPIO	I/O		NO PULL	20
P14		GPIO	1/0		-	20
U13		GPIO	1/0	Z		20
T13		GPIO	1/0			20
R13	PL8	GPIO	I/O			20
P13		GPIO			NO PULL	20
U12		GPIO	1/0			20
T12		GPIO				20
System Control				<u> </u>		
N14	NMI	L		z	L	
P17	RESET		<u> </u> 	7	_	
Audio Codec	WESE		•			
M16	MIC1N		A			
M17	MIC1P		A			
	MIC2N	-		<u>-</u>	-	-
N16		-	A	-	-	-
N17	MIC2P	-	A	-	-	-
J15	LINEINR	-	A	-	-	-
H15	LINEINL	-	Α	-	-	-
K16	VRA1	-	A	-	-	-
K17	VRA2	-	Α .	-	-	-
L17	VRP	-	Α	-	-	-
L16	AVCC	-	Р	-	-	-
N15	PHONEOUTN	-	А	-	-	-
M15	PHONEOUTP	-	А	-	-	-
K15	PHONEINN	-	А	-	-	-
L15	PHONEINP		А	-	-	-
J14	HBIAS		А	-	-	-
K14	MBIAS	-	A	-	-	-



	J					riii Description
Ball#	Pin Name [®]	Default Function ^o	Type [®]	Reset State®	Default Pull Up/Down ^o	Buffer Strength [°] (mA)
H13	AGND	-	G	-	-	-
J16	HPOUTR	-	А	-	-	-
J17	HPOUTL	-	А	-	-	-
H14	нрсом	-	А	-	-	-
H16	НРСОМЕВ	-	А	-	-	-
H17	HPVCCBP	-	Р	-	_	-
K13	HPVCCIN	-	Р	-	_	-
USB		•	1	1	•	
T16	USB-DM0	_	А	-	-	-
T17	USB-DP0	-	А	-	-	-
U16	USB-DM1	-	А	-	-	-
U17	USB-DP1	_	А	-	-	-
L12	VCC-USB	_	Р	-	-	-
HSIC			I			
U15	HSIC-DAT	-	А	-	-	
T15	HSIC-STR	-	А	-		
N12	VCC-HSIC	-	Р	-		
ADC			I			
L14	LRADC0	_	A			-
DSI						
U5	DSI-CKN	-	A		-	-
T5	DSI-CKP	-	A		-	-
R4	DSI-D0N	-	A	-	-	-
R5	DSI-D1N	-	А	-	-	-
U6	DSI-D2N		А	-	-	-
R6	DSI-D3N		А	-	-	-
P4	DSI-DOP	_	А	-	-	-
P5	DSI-D1P	_	А	-	-	-
Т6	DSI-D2P	-	А	-	_	-
P6	DSI-D3P	_	А	-	-	-
N6	VCC-DSI	_	Р	-	-	-
CLOCK						
R17	X32KIN	-	А	-	-	-
R16	X32KOUT	_	А	-	-	-
R15	X32KFOUT	-	А	-	-	-
M13	RTCVIO	-	А	-	-	-
M12	VCC-RTC	-	Р	-	-	-
U4	X24MI	-	А	-	-	-
T4	X24MOUT	-	А	-	-	-
M5	VCC-PLL	-	Р	-	-	-
Power	1	1	1	1	<u> </u>	
M8	VCC-EFUSE	_	Р	_	-	_
			1	1		



Ball#	lPin Name [©]	Default Function [®]	Type [®]		Default Pull Up/Down [®]	Buffer Strength [©] (mA)
M14	VDD-CPUS	-	Р	-	-	-
E5,E6,E7,F5,F6,F7,G5,G6		-	Р	-	-	-
E8,E9,E10,K6,L6,M6,M7, N8,N9,N10	VDD-SYS	-	Р	-	-	-
E11,E12,F11,F12,G12	VCC-IO	-	Р	-	-	-
N4,F8,F9,F10,G7,G8,G9, G10,G11,H7,H8,H9,H10, H11,H12,J7,J8,J9,J10,J11 ,J12,K7,K8,K9,K10,K11,K 12,L8,L9,L10,L11,M9, M10	GND	-	G	-	-	-

4.2. GPIO MULTIPLEXING FUNCTIONS

The following table provides a description of the A33 GPIO multiplexing functions.

Table 4-2. Multiplexing Functions

Pin Name	Default Function	IO Type	Default IO State	Default Pull-up/ down	Function 2	Function3	Function 4
PB0		1/0	DIS	Z	UART2-TX	UARTO-TX	PB-EINTO
PB1		1/0	DIS	Z	UART2-RX	UARTO-RX	PB-EINT1
PB2		1/0	DIS	Z	UART2-RTS	-	PB-EINT2
PB3	CDIO	1/0	DIS	Z	UART2-CTS	-	PB-EINT3
PB4	GPIO	1/0	DIS	Z	PCM0-SYNC	AIF2-SYNC	PB-EINT4
PB5		1/0	DIS	Z	PCM0-BCLK	AIF2-BCLK	PB-EINT5
PB6		VO	DIS	Z	PCM0-DOUT	AIF2-DOUT	PB-EINT6
PB7		1/0	DIS	Z	PCM0-DIN	AIF2-DIN	PB-EINT7
PC0		1/0	DIS	Z	NAND-WE	SPI0-MOSI	-
PC1		1/0	DIS	Z	NAND-ALE	SPI0-MISO	-
PC2		1/0	DIS	Z	NAND-CLE	SPIO-CLK	-
PC3		1/0	DIS	Pull-up	NAND-CE1	SPIO-CS	-
PC4		1/0	DIS	Pull-up	NAND-CE0	-	-
PC5		1/0	DIS	Z	NAND-RE	SDC2-CLK	-
PC6		1/0	DIS	Pull-up	NAND-RB0	SDC2-CMD	-
PC7	GPIO	1/0	DIS	Pull-up	NAND-RB1	-	-
PC8	GPIO	1/0	DIS	Z	NAND-DQ0	SDC2-D0	-
PC9		1/0	DIS	Z	NAND-DQ1	SDC2-D1	-
PC10		1/0	DIS	Z	NAND-DQ2	SDC2-D2	-
PC11		1/0	DIS	Z	NAND-DQ3	SDC2-D3	-
PC12		1/0	DIS	Z	NAND-DQ4	SDC2-D4	-
PC13		1/0	DIS	Z	NAND-DQ5	SDC2-D5	-
PC14		1/0	DIS	Z	NAND-DQ6	SDC2-D6	-
PC15		1/0	DIS	Z	NAND-DQ7	SDC2-D7	-



Pin	Default	10	Default	Default			riii bescription
Name	Function	Туре	IO State	Pull-up/ down	Function 2	Function3	Function 4
PC16		1/0	DIS	Z	NAND-DQS	SDC2-RST	-
PD2		1/0	DIS	Z	LCD-D2	SDC1-CLK	-
PD3		1/0	DIS	Z	LCD-D3	SDC1-CMD	-
PD4		1/0	DIS	Z	LCD-D4	SDC1-D0	-
PD5		1/0	DIS	Z	LCD-D5	SDC1-D1	-
PD6		I/O	DIS	Z	LCD_D6	SDC1-D2	-
PD7		1/0	DIS	Z	LCD-D7	SDC1-D3	-
PD10		1/0	DIS	Z	LCD-D10	UART1-TX	-
PD11		I/O	DIS	Z	LCD-D11	UART1-RX	-
PD12		I/O	DIS	Z	LCD-D12	UART1-RTS	-
PD13		1/0	DIS	Z	LCD-D13	UART1-CTS	-
PD14	CDIO	1/0	DIS	Z	LCD-D14	-	-
PD15	GPIO	1/0	DIS	Z	LCD-D15	-	-
PD18		1/0	DIS	Z	LCD-D18	LVDS-VP0	-
PD19		1/0	DIS	Z	LCD-D19	LVDS-VN0	-[]
PD20		1/0	DIS	Z	LCD-D20	LVDS-VP1	-
PD21		I/O	DIS	Z	LCD-D21	LVDS-VN1	-
PD22		1/0	DIS	Z	LCD-D22	LVDS-VP2	-
PD23		1/0	DIS	Z	LCD-D23	LVDS-VN2	-
PD24		1/0	DIS	Z	LCD-CLK	LVDS-VPC	-
PD25		1/0	DIS	Z	LCD-DE	LVDS-VNC	-
PD26		1/0	DIS	Z	LCD-HSYNC	LVDS-VP3	-
PD27		1/0	DIS	Z	LCD-VSYNC	LVDS-VN3	-
PE0		1/0	DIS	Z	CSI-PCLK	-	-
PE1		1/0	DIS	Z	CSI-MCLK	-	-
PE2	_ \	Vo	DIS	Z	CSI-HSYNC	-	-
PE3		1/0	DIS	Z	CSI-VSYNC	-	-
PE4		1/0	DIS	Z	CSI-D0	-	-
PE5		1/0	DIS	Z	CSI-D1	-	-
PE6		1/0	DIS	Z	CSI-D2	-	-
PE7		1/0	DIS	Z	CSI-D3	-	-
PE8	0010	1/0	DIS	Z	CSI-D4	-	-
PE9	GPIO	1/0	DIS	Z	CSI-D5	-	-
PE10		1/0	DIS	Z	CSI-D6	-	-
PE11		1/0	DIS	Z	CSI-D7	-	-
PE12		1/0	DIS	Z	CSI-SCK	TWI2-SCK	-
PE13		1/0	DIS	Z	CSI-SDA	TWI2-SDA	-
PE14		1/0	DIS	Z	-	-	-
PE15		1/0	DIS	Z	-	-	-
PE16		I/O	DIS	Z	-	-	-
PE17		1/0	DIS	Z	-	-	-
PF0	GPIO	1/0	JTAG	Z	SDC0-D1	JTAG-MS1	-





			F	F		ž	Pin Description
Pin Name	Default Function	IO Type	Default IO State	Default Pull-up/ down	Function 2	Function3	Function 4
PF1		I/O	JTAG	Z	SDC0-D0	JTAG-DI1	-
PF2		1/0	DIS	Z	SDC0-CLK	UART0-TX	-
PF3		1/0	JTAG	Z	SDC0-CMD	JTAG-DO1	-
PF4		I/O	DIS	Z	SDC0-D3	UARTO-RX	-
PF5		I/O	JTAG	Z	SDC0-D2	JTAG-CK1	-
PG0		I/O	DIS	Z	SDC1-CLK	-	PG-EINT0
PG1		I/O	DIS	Z	SDC1-CMD	-	PG-EINT1
PG2		I/O	DIS	Z	SDC1-D0	-	PG-EINT2
PG3		I/O	DIS	Z	SDC1-D1	-	PG-EINT3
PG4		1/0	DIS	Z	SDC1-D2	-	PG-EINT4
PG5		I/O	DIS	Z	SDC1-D3	-	PG-EINT5
PG6	CDIO	1/0	DIS	Z	UART1-TX	-	PG-EINT6
PG7	GPIO	I/O	DIS	Z	UART1-RX	-	PG-EINT7
PG8		I/O	DIS	Z	UART1-RTS	-	PG-EINT8
PG9		I/O	DIS	Z	UART1-CTS	-	PG-EINT9
PG10		1/0	DIS	Z	PCM1-SYNC	AIF3-SYNC	PG-EINT10
PG11		1/0	DIS	Z	PCM1-BCLK	AlF3-BCLK	PG-EINT11
PG12		I/O	DIS	Z	PCM1-DOUT	AIF3-DOUT	PG-EINT12
PG13		I/O	DIS	Z	PCM1-DIN	AIF3-DIN	PG-EINT13
PH0		I/O	DIS	Z	PWM0	-	-
PH1		I/O	DIS	Z	PWM1	-	-
PH2		1/0	DIS	Z	TWI0-SCK	-	-
PH3		1/0	DIS	Z	TWI0-SDA	-	-
PH4	6516	I/O	DIS	Z	TWI1-SCK	-	-
PH5	GPIO	1/0	DIS	Z	TWI1-SDA	-	-
PH6	_ \	V0	DIS	Z	SPIO-CS	UART3-TX	-
PH7		1/0	DIS	Z	SPIO-CLK	UART3-RX	-
PH8		I/O	DIS	Z	SPI0-MOSI	UART3-RTS	-
PH9		I/O	DIS	Z	SPIO-MISO	UART3-CTS	-
PLO		I/O	DIS	Pull-up	S-RSB-SCK	S-TWI-SCK	S-PL-EINTO
PL1		I/O	DIS	Pull-up	S-RSB-SDA	S-TWI-SDA	S-PL-EINT1
PL2		1/0	DIS	Z	S-UART-TX	-	S-PL-EINT2
PL3		I/O	DIS	Z	S-UART-RX	-	S-PL-EINT3
PL4		1/0	DIS	Z	S-JTAG-MS	-	S-PL-EINT4
PL5	CDIC	I/O	DIS	Z	S-JTAG-CK	-	S-PL-EINT5
PL6	GPIO	I/O	DIS	Z	S-JTAG-DO	-	S-PL-EINT6
PL7		1/0	DIS	Z	S-JTAG-DI	-	S-PL-EINT7
PL8		1/0	DIS	Z	S-TWI-SCK	-	S-PL-EINT8
PL9		I/O	DIS	Z	S-TWI-SDA	-	S-PL-EINT9
PL10		1/0	DIS	Z	S-PWM	-	S-PL-EINT10
PL11		1/0	DIS	Z	-	-	S-PL-EINT11



4.3. DETAILED PIN/SIGNAL DESCRIPTION

Table 4-3 shows the detailed function of every pin/signal based on the different interface.

Table 4-3. Detailed Pin Description

Pin/Signal Name	Description	Туре
DRAM		•
DQ[15:0]	DRAM bidirectional data line to the memory device	1/0
DQS[1:0]	DRAM active-high bidirectional data strobes to the memory device	1/0
DQSB[1:0]	DRAM active-low bidirectional data strobes to the memory device	1/0
DCK	DRAM active-high clock signal to the memory device	0
DCKB	DRAM active-low clock signal to the memory device	0
DCKE[1:0]	DRAM clock enable signal to the memory device for two chip select	0
DA[15:0]	DRAM address signal to the memory device	0
DWE	DRAM write enable strobe to the memory device	0
DCAS	DRAM column address strobe to the memory device	0
DRAS	DRAM row address strobe to the memory device	0
DCS[1:0]	DRAM chip select signal to the memory device	o
DBA[2:0]	DRAM bank address signal to the memory device	0
DODT[1:0]	DRAM On-Die Termination output signal for two chip select	0
DRST	DRAM reset signal to the memory device	0
DZQ	DRAM ZQ Calibration	А
DVREF	DRAM Reference Input	Р
VCC-DRAM	DRAM Power Supply	Р
VDD-DLL	DLL Power Supply	Р
System Control		
NMI	Non-Maskable Interrupt	1
RESET	Reset Signal	1
USB		
USB-DM0	LIGDA O Differential Data Cinnal	AIO
USB-DP0	USB2.0 Differential Data Signal	AIO
USB-DM1	USD2 O Differential Data Cinnal	AIO
USB-DP1	USB2.0 Differential Data Signal	AIO
VCC-USB	USB2.0 Analog Voltage	Р
HSIC		
VCC12-HSIC	HSIC Voltage	Р
HSIC-STR	USB HSIC Strobe Signal	AIO
HSIC-DAT	AIO	
ADC	USB HSIC Data Signal	
LRADC0	Key Input	Al
Audio Codec		<u>.</u>
PHONEOUTN	Phone Differential Output Signal	AO
PHONEOUTP	Phone Differential Output Signal	AO





Pin/Signal Name	Description	Туре
PHONEINN		Al
PHONEINP	Phone Differential Input Signal	Al
MICINN[2:1]		Al
MICINP[2:1]	Microphone Differential Input Signal	Al
LINEINR	Line-in Right Input	Al
LINEINL	Line-in Left Input	Al
HBIAS	Analog Headphone Bias	AO
MBIAS	Analog Microphone Bias	AO
VRA1	Reference Voltage	AO
VRA2	Reference Voltage	AO
VRP	Reference Voltage	AO
AVCC	Analog Voltage	Р
AGND	Analog GND	G
HPOUTR	Headphone Right Channel Output	AO
HPOUTL	Headphone Light Channel Output	AO
HPVCCIN	Headphone Voltage Supply	P
HPVCCBP	Headphone Voltage Bypass	AO
НРСОМ	HPCOM Output	AO
НРСОМЕВ	HPCOM Feedback Input	Al
НРВР	HPVCC Bypass Output	AO
DSI		
DSI-DP0	AMBI DOLDING AN LOS	AIO
DSI-DN0	MIPI DSI Differential Signal	AIO
DSI-DP1	Auditorial and a second	AO
DSI-DN1	MIPI DSI Differential Signal	AO
DSI-DP2	AUDI DCI Differential Circuit	AO
DSI-DN2	MIPI DSI Differential Signal	AO
DSI-DP3	MIPL DSI Differential Signal	AO
DSI-DN3	Mile of Differential Signal	AO
DSI-CKP	MIPI DSI Differential Clock	AO
DSI-CKN	Wiff D3i Differential Glock	AO
VCC-DSI	MIPI DSI Voltage	Р
CLOCK		
X32KIN	Clock Input Of 32KHz Crystal	Al
X32KOUT	Clock Output Of 32KHz Crystal	AO
X32KFOUT	32KHz Feedback Output	OD
VCC-RTC	RTC Voltage	Р
RTC-VIO	Internal LDO Output	Р
X24MIN	Clock Input Of 24MHz Crystal	AI
X24MOUT	Clock Output Of 24MHz Crystal	AO
VCC-PLL	PLL Analog Voltage	Р
SD /MMC(x=[2:0])		
SDCx-CMD	SDx/MMCx/SDIOx Command Signal	1/0





	T	Pin Description
Pin/Signal Name	Description	Туре
SDCx-CLK	SDx/MMCx/SDIOx Clock Signal	0
SDC0-D[3:0]	SD0/MMC0/SDIO0 Data Signal	1/0
SDC1-D[3:0]	SD1/MMC1/SDIO1 Data Signal	1/0
SDC2-D[7:0]	SD2/MMC2/SDIO2 Data Signal	1/0
SDC2-RST	SD2/MMC2/SDIO2 Reset Signal	О
NAND FLASH		•
NAND-DQ[7:0]	NAND Flash Data Signal	1/0
NAND-DQS	NADN Flash Data Strobe Signal	1/0
NAND-WE	NAND Flash Write Enable	0
NAND-RE	NAND Flash Read Enable	0
NAND-ALE	NAND Flash Address Latch Enable	0
NAND-CLE	NAND Flash Command Latch Enable	0
NAND-CE[1:0]	NAND Flash Chip Select [1:0]	0
NAND-RB[1:0]	NAND Flash Ready/Busy Bit	ı
RSB		
S-RSB-SCK	RSB Clock Signal	0
S-RSB-SDA	RSB Data Signal	1/0
Interrupt		
PB-EINT[10:0]	GPIO B Interrupt	ı
PG-EINT[13:0]	GPIO G Interrupt	ı
S-PL-EINT[12:0]	GPIO L Interrupt	ı
PWM		
S PWM	Pulse Width Modulation output	О
PWM	Pulse Width Modulation output	0
LCD		
LCD0-D[23:0]	LCD Data Signal	О
LCD-CLK	LCD Clock Output	О
LCD-DE	LCD Data Enable	О
LCD-HSYNC	LCD Horizontal SYNC	О
LCD-VSYNC	LCD Vertical SYNC	0
IVDS		
LVDS-VP[3:0]	LVDC Differential Data Signal Output	AO
LVDS-VN[3:0]	LVDS Differential Data Signal Output	AO
LVDS-VPC	LVDS Differential Clock Output	AO
LVDS-VNC	LVDS Differential Clock Output	AO
PCM (x=[1:0])		
PCM0-SYNC	I2S/PCM SYNC	1/0
PCMx-CLK	I2S/PCM Clock	1/0
PCMx-DIN	I2S/PCM Data Input	1
PCMx-DOUT	I2S/PCM Data Output	0
CSI		
CSI-PCLK	CSI Pixel Clock	I
CSI-MCLK	CSI Master Clock	0
		•



Pin Description

Pin/Signal Name	Description	Туре
CSI-HSYNC	CSI Horizontal SYNC	1
CSI-VSYNC	CSI Vertical SYNC	1
CSI-D[7:0]	CSI Data Signal	1
CSI-SCK	CSI Control Clock Signal	1/0
CSI-SDA	CSI Control Data Signal	1/0
SPI		
SPIO-CS	SPI Chip Select Signal	I/O
SPIO-CLK	SPI Clock	1/0
SPI0-MOSI	SPI Mater Output ,Slave Input	1/0
SPI0-MISO	SPI Master Input ,Slave Output	1/0
UART (x=[3:0])		
UARTx-CTS	UART Data Clear to Send	1
UARTx-RTS	UART Data Request to Send	0
UARTx-TX	UART Data Transmit	0
UARTx-RX	UART Data Receive	1
S-UART-TX	UART Data Transmit	0
S-UART-RX	UART Data Receive	
TWI (x=[2:0])		
TWIx-SCK	TWI Clock Signal	1/0
TWIx-SDA	TWI Data Signal	1/0
S-TWI-SCK	TWI Clock Signal	1/0
S-TWI-SDA	TWI Data Signal	1/0



5. ELECTRICAL CHARACTERISTICS

5.1. ABSOLUTE MAXIMUM RATINGS

Functional operation of the device at these or any other conditions beyond the absolute maximum ratings listed in Table 5-1 can cause permanent damage to the device.

Table 5-1. Absolute Maximum Ratings

Symbol	Parameter	MIN	Max	Unit
T _{STG}	Storage Temperature	-40	125	°C
I _{I/O}	In/Out current for input and output	-40	40	mA
VCC-IO	Power Supply for I/O	-0.3	3.6	V
VDD-DLL	Power Supply for DLL	-0.3	2.75	V
VCC-DRAM	Power Supply for DDR3/DDR3L	-0.3	1.65	V
VCC-PLL	Power Supply for PLL	-0.3	3.6	V
VCC-RTC	Power Supply for RTC	-0.3	3.6	V
AVCC	Power Supply for Analog Part	-0.3	3.6	V
VCC-USB	Power Supply for USB	-0.3	3.6	V
VCC-DSI	Power Supply for MIPI-DSI	-0.3	3.6	V
VDD-CPU	Power Supply for CPU	-0.3	1.5	V
VDD-SYS	Power Supply for System	-0.3	1.5	V

5.2. RECOMMENDED OPERATING CONDITIONS

All A33 modules are used under the operating Conditions contained in Table 5-2.

Table 5-2. Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
Та	Ambient Operating Temperature	-20	-	+70	°C
VCC-IO	Power Supply for I/O	1.7	1.8~3.3	3.6	V
VDD-DLL	Power Supply for DLL	2.35	2.5	2.65	V
VCC-DRAM	Power Supply for DDR3L	1.283	1.35	1.45	٧
	Power Supply for DDR3	1.425	1.5	1.575	V
VCC-PLL	Power Supply for PLL	2.7	3.0	3.3	V
VCC-USB	Power Supply for USB	3.0	3.3	3.45	V
VCC-RTC	Power Supply for RTC	2.7	3.0	3.3	V
AVCC	Power Supply for Analog Part	2.7	3.0	3.3	V
VCC-DSI	Power Supply for MIPI-DSI	2.7	3.3	3.6	V
VDD-CPU	Power Supply for CPU	0.9	1.1	1.4	V
VDD-SYS	Power Supply for System	0.9	1.1	1.4	V



5.3. DC ELECTRICAL CHARACTERISTICS

Table 5-3 summarizes the DC electrical characteristics of A33.

Table 5-3. DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Unit	
V _{IH}	High-Level Input Voltage	0.7*VCC-IO	-	VCC-IO + 0.3	V	
V _{IL}	Low-Level Input Voltage	-0.3	-	0.3*VCC-IO	V	
R _{PU}	Input pull-up resistance	50	100	150	ΚΩ	
R _{PD}	Input pull-down resistance	50	100	150	ΚΩ	
V _{HYS}	Hysteresis Voltage	0.1 x VCC-IO	-	-	V	
I _{IH}	High-Level Input Current	-	-	10	uA	
I _{IL}	Low-Level Input Current	-	-	10	uA	
V _{OH}	High-Level Output Voltage	VCC-IO -0.2	-	VCC-IO	V	
V _{OL}	Low-Level Output Voltage	0	-	0.2	V	
I _{OZ}	Tri-State Output Leakage Current	-10	-	10	uA	
C _{IN}	Input Capacitance	-	-	5	pF	
C _{OUT}	Output Capacitance	-	-	5	pF	

5.4. OSCILLATOR ELECTRICAL CHARACTERISTICS

The A33 contains two oscillators: a 24MHz oscillator and a 32768Hz oscillator. Each oscillator requires a specific crystal. The A33 device operation requires the following two input clocks:

The 32768Hz frequency is used for low frequency operation.

The 24.000MHz frequency is used to generate the main source clock of the A33 device.

Table 5-4. 24MHz Oscillator Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
1/(t _{CPMAIN})	Crystal Oscillator Frequency Range	-	24.000	-	MHz
t _{ST}	Startup Time	_	_		ms
	Frequency Tolerance at 25 °C	-40	_	+40	ppm
	Oscillation Mode	Fundame	ntal		-
	Maximum change over temperature range	-50	_	+50	ppm
P _{ON}	Drive level	_	_	50	uW
C_L	Equivalent Load capacitance	_		_	pF
CL1,CL2	Internal Load capacitance(CL1=CL2)	_		-	pF
R_S	Series Resistance(ESR)	_		_	Ω
	Duty Cycle	30	50	70	%
C_M	Motional capacitance	_	-		pF
C_{SHUT}	Shunt capacitance	_	-		pF
R _{BIAS}	Internal bias resistor				МΩ

Table 5-5. 32768Hz Oscillator Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
1/(t _{CPMAIN})	Crystal Oscillator Frequency Range	-	32768	1	Hz



t _{st}	Startup Time	_	_		ms
	Frequency Tolerance at 25 °C	-50	-	+50	ppm
	Oscillation Mode	Fi	undamental		ı
	Maximum change over temperature range	-50	-	+50	ppm
P _{ON}	Drive level	-	-	50	uW
C_L	Equivalent Load capacitance	-	-	1	pF
CL1,CL2	Internal Load capacitance(CL1=CL2)	-	1	ı	pF
R_{S}	Series Resistance(ESR)	-	-	1	Ω
	Duty Cycle	30	50	70	%
C_M	Motional capacitance	_	-	ı	pF
С _{ѕнит}	Shunt capacitance	_	-	_	pF
R _{BIAS}	Internal bias resistor	_	-	_	МΩ

5.5. POWER ON AND POWER OFF SEQUENCE

The external voltage regulator and other power-on devices must provide the processor with a specific sequence of power and resets to ensure proper operations. Following figure 5-1 and figure 5-2 illustrate the power on and off sequence:




Figure 5-1. Power On Timing






Figure 5-2. Power Down Timing



6. PIN ASSIGNMENT

6.1. PIN MAP

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	•
А	DA6	PE12	PE10	PE8	PE6	PE4	PC16	PC14	PC12	PC10	PC8	PC7	PG4	PG2	PG0	PG9	PG6	А
В	DA8	PE13	PE11	PE9	PE7	PE5	PC15	PC13	PC11	PC9	PC4		PG5	PG3	PG1	PG8	PG7	В
С	DA14	DA11	PE14	PE16	PE0	PE2	PF5	PF3	PF1	PC5	PC2	PC1	PH5	PG13	PG12	PG11	PG10	С
D	DA1	DA4	PE15	PE17	PE1	PE3	PF4	PF2	PF0	PC6	PC3	PC0	PH4	PH3	PH2	PH1	PH0	D
E	DA12	DA10	DA15	DA0	VDD-CPU	VDD-CPU	VDD-CPU	VDD-SYS	VDD-SYS	VDD-SYS	VCC-IO	VCC-IO		PH9	PH8	PH7	PH6	E
F	DA5	DA2	DA13	DA9	VDD-CPU	VDD-CPU	VDD-CPU	GND	GND	GND	VCC-IO	VCC-IO		PB6	PB7	PB3	PB2	F
G	DCK	DCKB	DRST	DA7	VDD-CPU	VDD-CPU	GND	GND	GND	GND	GND	VCC-IO		PB4	PB5	PB1	PB0	G
н	DQ6	DQ7	DA3	DBA2	VCC-DRAM	VCC-DRAM	GND	GND	GND	GND	GND	GND	AGND	НРСОМ	LINEINL	НРСОМЕВ	HPVCCBP	н
J	DQ4	DQ5	DBA0	DCKE	VCC-DRAM	VCC-DRAM	GND	GND	GND	GND	GND	GND		HBIAS	LINEINR	HPOUTR	HPOUTL	J
K	DQS0B	DQS0	DWE	DBA1	VCC-DRAM	VDD-SYS	GND	GND	GND	GND	GND	GND	HPVCCIN	MBIAS	PHONEINN	VRA1	VRA2	К
L	DQ2	DQ3	DODT	DRAS	VCC-DRAM	VDD-SYS	DODT1	GND	GND	GND	GND	VCC-USB		LRADC0	PHONEINP	AVCC	VRP	L
M	DQ0	DQ1	DCAS	DVREF	VCC-PLL	VDD-SYS	VDD-SYS	VCC-EFUSE	GND	GND	VCC-PD	VCC-RTC	RTCVIO	VDD-CPUS	PHONEOUTP	MIC1N	MIC1P	М
N	DQ15	DQM0	DCS	GND	DCS1	VCC-DSI	DCKE1	VDD-SYS	VDD-SYS	VDD-SYS	VCC-PD	VCC-HSIC		NMI	PHONEOUTN	MIC2N	MIC2P	N
Р	DQ13	DQ14	VDD-DIL.	DS)-DØP	DSI-D1P	DSI-D3P	PD15	PD13	PD11	PD7	PD5	PD3	PL9	PL5	PL1	PLO	RESET	Р
R	DQS1	DQ12	DZQ	DSI-DON	DSY-D1N	DSI-D3N	PD14	PD12	PD10	PD6	PD4	PD2	PL8	PL4	X32KFOUT	X32KOUT	X32KIN	R
Т	DQS1B	DQ11	DQM1	X24MOUT	DSI-CKP	DSI-D2P	PD27	PD25	PD23	PD21	PD19	PL11	PL7	PL3	HSIC-STR	USB-DM0	USB-DP0	Т
U	DQ9	DQ10	DQ8	X24MIN	DSI-CKN	DSI-D2N	PD26	PD24	PD22	PD20	PD18	PL10	PL6	PL2	HSIC-DAT	USB-DM1	USB-DP1	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	1



6.2. PACKAGE DIMENSION

