
(a) Top contact
L_c
L_{ch}
source
vdW gap
drain
few-layer InSe ($t \approx 5$ nm, p-type)
SiO_2, 10 nm
p^{++} Si back gate (V_G)
(b) Edge contact
L_{ch}
source
edge interface
drain
few-layer InSe
SiO_2, 10 nm
p^{++} Si back gate (V_G)