Gate-Controlled Hole Injection at Top and Edge Contacts to Few-Layer InSe: An Anisotropic, Electro-Thermal TCAD Study Verified Analytically and Calibrated on Au/MoS_2

Harsha Adhikary*

Department of Physics, Indian Institute of Science (IISc), Bengaluru, India

Abstract

We model hole injection into back-gated, few-layer γ-InSe through top and edge metal contacts with an open-source DEVSIM model. The model couples Poisson's equation to Fermi–Dirac carriers with anisotropic (in-plane/out-of-plane) mobility. Contacts use flux-balanced thermionic emission with a van der Waals (vdW) gap transmission and nonlocal Tsu–Esaki tunnelling along the contact normals. The lattice heat equation has anisotropic conductivity and includes Joule, interface, Peltier and tunnelling heat. Nine verification tests reproduce closed-form results and conservation laws. Calibrated with a single parameter to the measured contact resistance of ultra-high-vacuum Au/MoS_2 contacts (740 $\Omega \cdot \mu$m), the same model predicts the measured transfer length at 300 K (34 vs 35–40 nm) and the measured trends with temperature. For InSe we find: (i) Gate-induced tunnelling dominates injection in a Schottky-barrier p-FET, carrying 80–100% of the on-current at $\Phi_M \leq 5.0$ eV. A local field-enhancement model underestimates the on-current 55–60-fold, and neglecting tunnelling 450–840-fold. (ii) Edge contacts give 24× lower contact resistance than 50-nm top contacts in the on state, and 72% lower total resistance in the ungated, barrier-limited case. Most of this comes from the vdW gap and from slow out-of-plane transport, whose mobility ratio doubles the top-contact resistance between 1 and 0.002. (iii) The edge advantage disappears if edge contacts are even moderately more strongly pinned ($S_{\text{edge}} = 0.7$). (iv) Top contacts have an optimum film thickness of about four layers, and edge contacts improve monotonically with thickness. (v) Edge-contacted devices carry 3–15× more current and heat correspondingly more; Peltier heat cools the source and heats the drain. A transmission-line compact model reproduces the simulated top-contact resistance with a median error of 11%. Monte Carlo analysis shows that the Fermi-level pinning factor dominates the uncertainty of every prediction.

Keywords: indium selenide; Schottky-barrier FET; contact resistance; tunnelling; electro-thermal simulation; van der Waals contacts; compact model; uncertainty quantification

1 Introduction

InSe combines high electron mobility [1], ballistic short-channel transistors [2] and wafer-scale growth [3], but complementary logic also needs efficient hole injection, which has received far less attention [4]. Metal contacts to 2D semiconductors are governed by the Schottky barrier and Fermi-level pinning, by the vdW tunnel gap of top-deposited metals, and by how current spreads from

*Corresponding author. Email: harshaa@iisc.ac.in

the contact into the channel [5, 6]. Edge contacts remove the vdW gap and inject in-plane [7, 8]. Real devices are gated, and the gate can thin the Schottky barrier until tunnelling dominates injection, as in Schottky-barrier FETs. Layered crystals are also strongly anisotropic. Carrier mobility across InSe layers is typically one to three orders of magnitude lower than along them [9], and the through-plane thermal conductivity is about eleven times lower [10].

This paper asks which contact geometry gives the lowest resistance for hole injection into a few-layer InSe p-FET, and why. It also asks how robust that answer is to the poorly known interface parameters. We answer with a model in which every ingredient that the earlier versions of this study lacked or mis-implemented is included and tested:

- a flux-balanced contact condition;
- non-equilibrium Poisson coupling;
- Fermi–Dirac statistics;
- a gate;
- nonlocal tunnelling;
- transport and thermal anisotropy;
- a complete heat source.

We also calibrate it on a well-characterised metal/2D contact and test its predictions out of sample.

2 Model

2.1 Device and band structure

The device is an N-layer InSe film (0.83 nm per layer; $N = 6$, $t = 5$ nm by default) on 10 nm SiO_2 with a back gate (flat band at $V_G = 0$), with a 50-nm channel. Top contacts of length L_c cover the upper surface, and edge contacts cover the film's end faces. The band gap follows a fit to photoluminescence data [11, 12], $E_g(N) = 1.26 + 2.78N^{-1.70}$ eV, which gives 1.69 eV at 3 layers, 1.39 eV at 6 layers and 1.30 eV at 12 layers. 32% of the confinement shift is assigned to the valence band, roughly $m_e/(m_e+m_h)$. The 6-layer film therefore has $E_V = 5.00$ eV below vacuum (Fig. 8a). All parameters and their provenance are listed in Table 1. The two geometries are sketched in Fig. 1.

2.2 Carrier transport

Poisson's equation with $\rho = q(p-n+N_D-N_A)$ is solved in InSe and oxide together with Scharfetter–Gummel continuity equations. Fermi–Dirac statistics enter through a degeneracy correction $\Delta(u) = \eta(u) - \ln u$ ($u = p/N_V$; Nilsson inverse, accuracy better than $0.006kT$) added to the SG drift potential, and through $p_{\mathrm{eq}} = N_V F_{1/2}(-\phi_{Bp}/kT)$ at the contacts [14]. Barriers with $\Phi_{\mathrm{eff}} > E_V$ are therefore allowed (degenerate contacts). Mobility is the tensor $\mu(\hat{\mathbf{e}}) = \mu_{\parallel}(\hat{e}_x^2 + r_\mu \hat{e}_y^2)$ along each mesh edge, which is exact on the axis-aligned mesh used. Thermal velocities, N_C, N_V, n_i and the contact injection follow the local lattice temperature.




Figure 1: Simulated geometries (not to scale). (a) Top contacts of length L_c separated from the film by a van der Waals gap; holes cross the gap and then flow laterally. (b) Edge contacts abutting the end faces of the film. Both devices sit on 10 nm SiO_2 with a back gate.

Table 1: Parameters (6-layer InSe unless stated). M: measured; L: literature calculation or compilation; R: representative value within a measured range; A: assumed. Sensitivities are given in Sec. 3.9.

Parameter	Value	Source / type
$E_g(N)$, $E_V(N)$	$1.26 + 2.78N^{-1.7}$ eV; 1.39, 5.00 eV at $N = 6$	fit to PL [11, 12] (M); 32% VB share (A)
m_e, m_h (DOS and tunnelling)	0.07, 0.17 m_0	L [13]
ε_r	6.4	L
$\mu_{n,\parallel}$, $\mu_{p,\parallel}$	1000, 50 $\mathrm{cm}^2/\mathrm{Vs}$	M [1]; A
$\mu_\perp/\mu_\parallel$	0.01 (range 0.002–1)	M (electrons; 0.002 in vertical FETs [9], ∼0.01 bulk)
$\mu(T)$	$\propto T^{-1.5}$	A
$\kappa_\parallel$, $\kappa_\perp$	8.5, 0.76 W/mK	M, time-domain thermoreflectance [10]
c_V	1.43 $\mathrm{J/cm^3K}$	Dulong–Petit (L)
N_A	10^{16} cm^{-3}	A
S_{top}, S_{edge}, Φ_{CNL}	1, 1, 4.35 eV	A (varied)
vdW gap d, Φ_{vdW}	0.30 nm, 2.0 eV ($\mathcal{T}_{\mathrm{vdW}} = 0.013$)	A (varied)
oxide; R_{TBR}	10 nm SiO_2 (κ=1.4 W/mK); 10^{-8} $\mathrm{m^2K/W}$ at the gate	A

2.3 Contacts and tunnelling

The effective work function is $\Phi_{\mathrm{eff}} = \Phi_{\mathrm{CNL}} + S(\Phi_M - \Phi_{\mathrm{CNL}})$, with separate S_{top} and S_{edge}. Carriers at the interface obey the flux condition $J_{p,s} = q v_R \mathcal{T}_{\mathrm{vdW}}(p_s - p_{\mathrm{eq}})$, with $v_R = A^*T^2/qN_V$, balanced against the drift-diffusion current; this is the thermionic-diffusion contact of Crowell and Sze [15]. Tunnelling below the barrier top is treated nonlocally, in the spirit of Ieong *et al.* [16]. For every contact node, the band edge along the inward normal defines the WKB transmission $\mathcal{T}(E)$ to the classical turning point. The Tsu–Esaki current density is

$$J(E)\,dE = \frac{A^*T}{k}\,\mathcal{T}_{\mathrm{vdW}}\,\mathcal{T}(E)\ln\frac{1 + e^{(\epsilon_{F,m} - E)/kT}}{1 + e^{(\epsilon_{F,s}(x_t) - E)/kT}}\,dE, \tag{1}$$

and it is deposited as generation at the turning point. The generation is written semi-implicitly as $G = a - b\,p$ (metal supply minus semiconductor back-flow), so it vanishes identically at equilibrium. It is iterated with under-relaxation until carrier densities change by less than 10^{-3}. Top-contact paths are vertical through the film and also include $\mathcal{T}_{\mathrm{vdW}}$. For comparison, a local field-enhancement model $1 + \Gamma(F)$ of the interface velocity [17] and a no-tunnelling model are also run.




Figure 2: Verification. (a) Mott–Gurney law with Boltzmann and Fermi–Dirac statistics. (b) Thermionic emission at 300 and 350 K. (c) Transient heating of a gated edge device stepped to 1 V (tunnelling off), approaching the DC solution.

2.4 Heat

The lattice heat equation $c_V \partial_t T = \nabla \cdot (\boldsymbol{\kappa} \nabla T) + H$ has $\boldsymbol{\kappa} = \mathrm{diag}(\kappa_\parallel, \kappa_\perp)$ and

$$H = -\mathbf{J}_p \cdot \nabla \phi_p - \mathbf{J}_n \cdot \nabla \phi_n - T\mathbf{J}_p \cdot \nabla P_p - T\mathbf{J}_n \cdot \nabla P_n, \qquad P_p = \tfrac{k}{q}(2 - \eta_p), \tag{2}$$

which contains Joule heat and Peltier–Thomson heat [18]. Each contact additionally receives the interface Joule heat $J_s \Delta\phi$ and the junction Peltier heat $J_s T P_s$. Tunnelling carriers deposit their energy relative to the local mean carrier energy at the turning point, and the metal side receives the complementary Nottingham-type term. With these terms the total heat equals IV (Sec. 2.6). Heat leaves through the oxide to the gate, which is a heat sink with a thermal boundary resistance R_{TBR}. Metal contacts are adiabatic unless stated otherwise.

2.5 Extraction

$R_{\mathrm{tot}} = V_D / I_D$ is reported per unit width; 1 $\Omega \cdot$ cm equals 10^4 $\Omega \cdot \mu$m. It is decomposed exactly into $R_{c,s} + R_{\mathrm{ch}} + R_{c,d}$ using the majority-carrier quasi-Fermi potential on the film centre line at the inner contact edges.

2.6 Verification

Table 2 and Fig. 2 summarise nine tests: (V1) an ohmic resistor; (V2) a finite-velocity contact resistor; (V3) Mott–Gurney space-charge-limited current with Boltzmann and Fermi–Dirac statistics [19]; (V4) thermionic emission at 300 and 350 K; (V5) energy and charge conservation in 2D, gated and ungated (heat out equals IV within 0.3% except 1.2% in the hottest gated case, where Thomson heat from temperature gradients is not separately balanced); (V6) nonlocal tunnelling against an independent quadrature on the same band profile (0.17%), and on a depletion-approximation profile (13%, the approximation's own error); (V7) a degenerate contact at equilibrium; (V8) transient energy conservation and approach to the DC state; and (V9) Gauss's law with a gate. R_{tot} changes by less than 1.3% between 0.5× and 3× mesh density (Supplementary).




Figure 3: (a) Simulated $R_c(L_c)$ of Au/MoS_2 at 300 and 400 K with transmission-line fits. (b) Transfer length and (c) specific contact resistivity against the measurements of Ref. [20], with their quoted uncertainties. Only R_c at 300 K was fitted; the 400 K values and L_T are predictions.

2.7 Calibration on Au/MoS_2

No measurements of hole injection into p-InSe exist that could fix the interface parameters. We therefore test the contact model on the best-characterised metal/2D contact: ultra-high-vacuum Au on 4.5-nm MoS_2 with a 90-nm SiO_2 back gate [20]. The measured quantities at $n = 10^{13}$ cm^{-2} are $R_c = 740\ \Omega\cdot\mu$m, $\rho_c \approx 3\times10^{-7}\ \Omega\,$cm^2 and $L_T \approx 35$–40 nm at 300 K, and $\rho_c \approx 1.5\times10^{-7}\ \Omega\,$cm^2 and $L_T \approx 20$ nm at 400 K. We keep the 0.15-eV electron barrier assumed in that work and use literature MoS_2 parameters, with an under-contact mobility of 35 cm^2/Vs scaling as $T^{-1.6}$. We fit a single parameter, $\mathcal{T}_{\mathrm{vdW}}$, to $R_c(300\,\mathrm{K})$ only. The quantities predicted out of sample are then $L_T(300\,\mathrm{K})$ (from simulated $R_c(L_c)$ with $L_c = 20$–200 nm), and ρ_c and L_T at 400 K.

3 Results

3.1 Calibration and out-of-sample test

The fit gives $\mathcal{T}_{\mathrm{vdW}} = 1.0$, at its physical bound: $R_c = 731\ \Omega\cdot\mu$m against 740 $\Omega\cdot\mu$m measured. With the literature barrier, nonlocal tunnelling carries 99.8% of the injection, and no additional vdW tunnel barrier is needed. This is consistent with the clean interfaces of that study. Without further adjustment the model gives $L_T = 34$ nm and $\rho_c = 2.7\times10^{-7}\ \Omega\,$cm^2 at 300 K, both within the experimental range. At 400 K it predicts $\rho_c = 2.0\times10^{-7}\ \Omega\,$cm^2 (measured 1.5) and $L_T = 29$ nm (measured ≈20, quoted uncertainty up to 50%), with the measured direction of change for both (Fig. 3). The model underestimates how much L_T shrinks with temperature. This is consistent with its temperature-independent barrier and no phonon-assisted injection. We take the agreement as validation of the contact and tunnelling implementation at the 10–40% level, not of InSe parameters.

3.2 Ungated InSe: work function, statistics and tunnelling

Without a gate (Fig. 4), R_{tot} at 0.05 V falls exponentially with Φ_M down to $E_V = 5.0$ eV. For 4.8 eV it is 1430 $\Omega\cdot$cm (edge), 5080 $\Omega\cdot$cm (top, 50 nm) and 11 500 $\Omega\cdot$cm (top, 10 nm). With




Figure 4: Ungated devices. (a) R_{tot} versus Φ_M with Fermi–Dirac statistics (lines) and Boltzmann statistics clipped at E_V (×). (b) Ratio of nonlocal-tunnelling resistance to the no-tunnelling and local-Γ models.

Fermi–Dirac statistics the resistance keeps decreasing for degenerate contacts: at 5.65 eV it is 5.4, 7.3 and 7.7 Ω · cm, a factor 2.1–2.6 below the Boltzmann result, which is clipped at E_V. Contacts carry 67% (top, 50 nm) and 87% (top, 10 nm) of R_{tot} at 4.8 eV, against 7.5% for the edge. In the ungated, fully depleted film, nonlocal tunnelling carries 44% of the edge-contact current and lowers its resistance by 13% relative to pure thermionic emission. For top contacts it carries ≤8.5% and lowers resistance by 2–6%. For the edge contact the local $\Gamma(F)$ model recovers only a fifth of this reduction (2.3% vs 12.6%), because only nonlocal injection bypasses the diffusion-limited part of the barrier; for top contacts, where injection is limited by the interface, the two models differ by about 1%.

3.3 Anisotropy and top-contact length

Out-of-plane transport limits top contacts (Fig. 5). Lowering $\mu_\perp/\mu_\parallel$ from 1 to 0.002 doubles the top-contact resistance at 4.8 eV (3920→7990 Ω · cm for 50 nm; 8270→16 700 Ω · cm for 10 nm), whereas edge contacts are unaffected. The edge advantage at 4.8 eV therefore grows from 64% (isotropic) to 72% (baseline) and 82% ($r_\mu = 0.002$). The top-contact resistance saturates for $L_c \gtrsim$ 50–100 nm, which indicates transfer lengths of a few tens of nanometres. Thermal anisotropy matters little at this thickness: with $\kappa_\perp = 0.76$ instead of 8.5 W/mK, the temperature rise of ungated devices at 1 V changes by less than 4%.

3.4 Pinning: can top contacts win?

Edge contacts expose dangling bonds and may be more strongly pinned than vdW top contacts. Figure 6 varies S_{edge} with $S_{\mathrm{top}} = 1$. Already at $S_{\mathrm{edge}} = 0.7$ the edge contact is 180× more resistive than with $S_{\mathrm{edge}} = 1$ at 4.8 eV (2.6×10^5 Ω · cm), and 50× worse than the 50-nm top contact. It overtakes the top contact again only for metals with $\Phi_M \geq 5.4$ eV. The geometric and vdW advantage of edge contacts is therefore smaller than the effect of a modest difference in pinning. Which geometry wins is decided by interface chemistry, and S_{edge} is the quantity experiments should measure first.




Figure 5: (a) R_{tot} versus out-of-plane/in-plane mobility ratio (colour: geometry; line style: Φ_M). (b) $2R_c$ of top contacts versus contact length for two mobility ratios. (c) Peak temperature rise of ungated devices at 1 V for isotropic and measured $\kappa_\perp$.

3.5 Gated Schottky-barrier p-FETs

With the gate (Fig. 7), both geometries switch with on/off ratios above 10^{12} between $V_G = +1$ and -4 V. At $\Phi_M = 4.8$ eV the on-current at $V_D = 0.05$ V and $V_G = -4$ V is 0.21 A/cm (edge) and 0.014 A/cm (top, 50 nm). Practically all of it is injected by tunnelling through the gate-thinned barrier: the no-tunnelling model gives 840× (edge) and 450× (top) less current, and the local $\Gamma(F)$ model 60× and 55× less. At 5.0 eV tunnelling still carries 80–83% of the on-current; at 5.2 eV, where the contacts are degenerate, only 1–16%. At 5.0 eV and $V_G = -4$ V the contact resistance is $R_c = 86\ \Omega \cdot \mu$m (edge) against 2080 $\Omega \cdot \mu$m (top), a factor of 24, while the channel resistances are nearly equal. The contact therefore limits the top-contacted transistor, and the channel limits the edge-contacted one.

3.6 Thickness

Thinner films have larger band gaps and deeper valence bands (Fig. 8a), so ungated resistances rise steeply below six layers. At 4.8 eV the edge-contact resistance rises from 242 $\Omega \cdot$cm (12 layers) to 1.1×10^5 $\Omega \cdot$cm (3 layers). In the gated on state ($\Phi_M = 5.0$ eV, $V_G = -3$ V) the edge contact improves monotonically with thickness (0.197→0.135 $\Omega \cdot$cm from 3 to 12 layers). The top contact instead has an optimum near four layers: 0.53 $\Omega \cdot$cm, rising to 1.55 $\Omega \cdot$cm at 12 layers. Beyond that thickness the vertical access through layers with low $\mu_\perp$ outweighs the shallower barrier (Fig. 8b).

3.7 Self-heating

Table 3 compares the geometries at the same gated operating point ($\Phi_M = 5.0$ eV, $V_G = -2$ V). At $V_D = 1$ V the edge-contacted device carries 3.7 A/cm and heats by 150 K; the 50-nm top contact carries 1.16 A/cm and heats by 24 K. Per unit power the edge device is also about twice as hot (41 vs 21 K cm/W), because its footprint on the oxide is a third of that of the top-contacted film. In the on state at $V_G = -3$ V (Fig. 9a) the edge device reaches about 490 K at 1 V, so its usable bias is thermally limited, not contact-limited. The two-dimensional maps in Fig. 10 show where the heat sits: in the top-contacted device the hottest point lies at the drain-side channel end on




Figure 6: R_{tot} of edge contacts for $S_{\mathrm{edge}} = 1$–0.3 and of 50-nm top contacts for $S_{\mathrm{top}} = 1$ and 0.5 (ungated, 0.05 V).

the contact side of the film, and the whole film stays within 24 K of ambient; in the edge-contacted device the film is 126–150 K hot everywhere and is coolest at the oxide interface, through which heat leaves to the substrate.

The individual heat terms matter at the 5–40% level (Fig. 9b):

- Using bulk Joule heat only, as in v2, underestimates ΔT_{max} by 7–8% and misses 8–15% of the dissipated power.
- Measured out-of-plane conductivity, compared with isotropic κ, raises ΔT_{max} by 8% (edge) and 17% (top).
- Heat sinking through the metal contacts lowers ΔT_{max} by 23% (edge) and 42% (top).
- A ten times smaller thermal boundary resistance lowers it by 35–37%.

Peltier heat changes ΔT_{max} by only about 1 K but redistributes heat: it cools the hole-injecting contact and heats the collecting one (top, 1 V: source +11.9 K, drain +21.6 K with Peltier, against +13.5 and +20.9 K without). Temperature-dependent statistics change temperatures by less than 1%. The lattice responds to a drain step within a few hundred picoseconds, with 63% of the final rise at 0.20 ns (top) and 0.25 ns (edge) (Fig. 9c; this transient was simulated without tunnelling, so its amplitudes are smaller than in Table 3). For pulses longer than a nanosecond the DC temperatures therefore apply.

3.8 Compact model

For top contacts in the barrier-limited regime we compare a transmission-line model with the simulation. The model uses

- an interface resistivity $\rho_{\mathrm{if}} = V_t/(q v_R \mathcal{T}_{\mathrm{vdW}} p_{\mathrm{eq}})$;
- a vertical access term $t/(2q\mu_{\perp}\bar{p})$;




Figure 7: Gated devices (10 nm SiO_2, $V_D = 0.05$ V). (a) Transfer curves for the full nonlocal model (lines), with the no-tunnelling (+) and local-Γ (Y-shaped symbols) models at 4.8 eV. (b) Share of the current injected by tunnelling. (c) Contact and channel resistance at 5.0 eV.

- an under-contact sheet resistance $1/(q\mu_{\parallel}\bar{p}t)$;
- $R_c = \sqrt{\rho R_{\mathrm{sh}}}\coth(L_c/L_T)$.

Over 120 cases ($\phi_{Bp} = 0.05$–0.25 eV, $d_{\mathrm{vdW}} = 0.2$–0.4 nm, $L_c = 10$–100 nm, $r_\mu = 1$ and 0.01) the fully predictive version, with $\bar{p} = p_{\mathrm{eq}}$, has a median error of 11% and a 90th-percentile error of 33% (Fig. 11). Taking $\bar{p}$ from the simulation reduces the 90th percentile to 20%. The compact model is therefore adequate for circuit-level estimates when tunnelling is weak, that is, without strong gating.

3.9 Uncertainty quantification

We propagated the uncertainty of the least-known inputs by Monte Carlo sampling: 120 samples, each simulated for both geometries at 4.8 and 5.0 eV, ungated, at 0.05 V. The sampling ranges were:

- $\Delta E_V \sim \mathcal{N}(0, 0.1\ \mathrm{eV})$ and $S \sim U(0.3, 1)$, the same for both contacts;
- $d_{\mathrm{vdW}} \sim U(0.2, 0.4)$ nm and $\Phi_{\mathrm{vdW}} \sim U(1, 3)$ eV;
- log-uniform μ_p (20–100 $\mathrm{cm}^2/\mathrm{Vs}$), $\mu_\perp/\mu_\parallel$ (0.002–0.1) and N_A (10^{15}–10^{17} cm^{-3});
- $\varepsilon_r \sim U(5, 8)$ and $m_h \sim U(0.1, 0.3)$.

The resulting 5–95% range of R_{tot} spans seven to eight orders of magnitude: 61–1.2×10^9 Ω·cm for the edge contact at 4.8 eV (Fig. 12a). The band alignment (ΔE_V, Spearman $\rho = -0.63$ to -0.77) and the pinning factor ($\rho = -0.69$ to -0.81) account for nearly all of the variance. Their first-order indices are 0.47–0.77, while all other parameters stay at or near the estimator's noise floor of about 0.06–0.17 for $n = 120$ (Fig. 12b). The *ranking* of the geometries is robust: when both contacts share the same pinning, the edge contact has lower resistance in every sample. The edge/top ratio has a median of 0.24, with a 5–95% range of 0.07–0.51 at 4.8 eV and 0.08–0.72 at 5.0 eV. Absolute resistances, by contrast, cannot be predicted to better than several orders of magnitude until the barrier height of InSe contacts is measured. This is the most valuable single measurement for this system.




Figure 8: (a) Layer-dependent band gap and valence-band edge with photoluminescence data. (b) R_{tot} versus layer number, ungated and in the gated on state ($V_G = -3$ V, $\Phi_M = 5.0$ eV).

3.10 Relation to earlier versions

Version 2 of this work corrected implementation errors in version 1: the boundary condition, the Poisson coupling, the doping sign and mixed operating points. It also withdrew the conclusions those errors produced. The present version adds the physics that v2 identified as missing. Three v2 statements change. First, tunnelling is not negligible: it is the dominant injection mechanism once a gate is present. Second, the top/edge difference is set by the vdW gap and by $\mu_\perp$, not by geometry alone. Third, absolute temperatures depend on the interface heat, which v2 did not deposit and which is up to 23% of IV.

4 Conclusions

For hole injection into few-layer InSe p-FETs the model gives five design rules:

1. Contacts must be modelled with nonlocal tunnelling once a gate is present. It provides 80–100% of the on-current for $\Phi_M \leq 5.0$ eV, and local enhancement models miss it by more than an order of magnitude.

2. Edge contacts give about 24× lower contact resistance in the on state, because they avoid the vdW gap and the slow out-of-plane path. This holds only if they are not more strongly pinned than top contacts; $S_{\mathrm{edge}} = 0.7$ already reverses the comparison.

3. High-work-function metals beyond E_V still help (2–2.6×), provided pinning is weak.

4. Top contacts have an optimum film thickness of about four layers; edge contacts benefit from thicker films.

5. Edge-contacted devices carry several times more current and need heat removal, with absolute temperatures set by the oxide and thermal boundary resistance.

The model is verified, calibrated on Au/MoS_2 with one parameter, and accompanied by a compact model and uncertainty bounds. Its main limitation is the unmeasured pinning factor of InSe contacts.




Figure 9: (a) Peak temperature rise versus dissipated power, gated on state. (b) Effect of each heat-model term at $V_D = 1$ V, $V_G = -2$ V, $\Phi_M = 5.0$ eV. (c) Response to a 0→1 V drain step at $V_G = -2$ V, simulated without tunnelling (steady-state rises of 48 K and 2 K); only the time constant is used in the text.

Statements and Declarations

Author contributions H.A. designed the study, developed the code, performed the simulations and analysis, and wrote the manuscript.

Funding None.

Competing interests None.

Code and data availability https://github.com/Brukrish2006/InSe-Top-Edge-Contact-Resistace (`src_v3`, `data_v3`, `figures_v3`). Earlier versions are available in the repository history.

References

[1] D.A. Bandurin *et al.*, Nat. Nanotechnol. **12**, 223 (2017), doi: 10.1038/nnano.2016.242.

[2] J. Jiang, L. Xu, C. Qiu and L.-M. Peng, Nature **616**, 470 (2023), doi: 10.1038/s41586-023-05819-w.

[3] B. Qin *et al.*, Science **389**, 299 (2025), doi: 10.1126/science.adu3803.

[4] S. Song *et al.*, Nat. Rev. Electr. Eng. (2025), doi: 10.1038/s44287-025-00251-w.

[5] A. Allain, J. Kang, K. Banerjee and A. Kis, Nat. Mater. **14**, 1195 (2015), doi: 10.1038/nmat4452.

[6] J. Kang, W. Liu, D. Sarkar, D. Jena and K. Banerjee, Phys. Rev. X **4**, 031005 (2014).

[7] L. Wang *et al.*, Science **342**, 614 (2013), doi: 10.1126/science.1244358.




Figure 10: Hole density and temperature rise of gated devices at $V_D = 1$ V, $V_G = -2$ V, $\Phi_M = 5.0$ eV (full model). The vertical axis is stretched: the film is 5 nm thick. The oxide interface is at the bottom ($y = 5$ nm). Dotted lines in (a, b) mark the channel ends.

[8] M.H.D. Guimarães *et al.*, ACS Nano **10**, 6392 (2016), doi: 10.1021/acsnano.6b02879.

[9] V.K. Sangwan *et al.*, *Probing vertical conduction in InSe vertical field-effect transistors*, Appl. Phys. Lett. **115**, 243104 (2019), doi: 10.1063/1.5128808.

[10] A. Rai, V.K. Sangwan, J.T. Gish, M.C. Hersam and D.G. Cahill, *Anisotropic thermal conductivity of layered indium selenide*, Appl. Phys. Lett. **118**, 073101 (2021).

[11] G.W. Mudd *et al.*, Sci. Rep. **6**, 39619 (2016), doi: 10.1038/srep39619.

[12] G.W. Mudd *et al.*, *Tuning the bandgap of exfoliated InSe nanosheets by quantum confinement*, Adv. Mater. **25**, 5714 (2013).

[13] S. Magorrian, V. Zólyomi and V. Fal'ko, Phys. Rev. B **94**, 245431 (2016), doi: 10.1103/PhysRevB.94.245431.

[14] D. Bednarczyk and J. Bednarczyk, *The approximation of the Fermi–Dirac integral* $F_{1/2}(\eta)$, Phys. Lett. A **64**, 409 (1978).

[15] C.R. Crowell and S.M. Sze, Solid-State Electron. **9**, 1035 (1966).

[16] M. Ieong, P.M. Solomon, S.E. Laux, H.-S.P. Wong and D. Chidambarrao, IEDM Tech. Dig., 733 (1998).

[17] F.A. Padovani and R. Stratton, Solid-State Electron. **9**, 695 (1966), doi: 10.1016/0038-1101(66)90097-9.




Figure 11: Compact transmission-line model against simulated top-contact R_c (no tunnelling), with (a) $\bar{p} = p_{eq}$ and (b) $\bar{p}$ from the simulation.

[18] G.K. Wachutka, IEEE Trans. Comput.-Aided Des. **9**, 1141 (1990), doi: 10.1109/43.62751.

[19] N.F. Mott and R.W. Gurney, *Electronic Processes in Ionic Crystals*, 2nd ed., Oxford (1940).

[20] C.D. English, G. Shine, V.E. Dorgan, K.C. Saraswat and E. Pop, *Improved contacts to MoS_2 transistors by ultra-high vacuum metal deposition*, Nano Lett. **16**, 3824 (2016), doi: 10.1021/acs.nanolett.6b01309.




Figure 12: Monte Carlo propagation of parameter uncertainty (ungated, 0.05 V). (a) Cumulative distributions of $\log_{10} R_{\mathrm{tot}}$. (b) Paired samples: the same parameter draw simulated for the top (50 nm) and edge contact; points below the diagonal have lower edge resistance. (c) First-order variance indices (colour: geometry; hatching: 5.0 eV).

Table 2: Verification summary (`data_v3/verification_summary.csv`).

Test	Quantity	Relative error
V1	R ohmic (Ohm cm^2)	+1.9e-14
V2	R Robin v=1e+09 (Ohm cm^2)	+4.5e-10
V2	R Robin v=1e+05 (Ohm cm^2)	+4.5e-05
V2	R Robin v=1e+04 (Ohm cm^2)	+1.2e-03
V3	boltzmann J/J_MG at 160 V	+7.5e-03
V3	fd J/J_MG at 160 V	-5.5e-03
V4	ideality (300 K)	-6.3e-03
V4	|J_rev(0.3V)| (300 K)	-1.2e-03
V4	ideality (350 K)	-9.4e-03
V4	|J_rev(0.3V)| (350 K)	-1.4e-03
V5	top 4.8eV 0.05V P_out/IV	-2.7e-04
V5	top 4.8eV 0.05V -I_src/I_drn	+1.3e-14
V5	top 5.0eV 0.5V P_out/IV	+2.7e-04
V5	top 5.0eV 0.5V -I_src/I_drn	-2.8e-14
V5	top-gated 4.8eV 0.05V P_out/IV	-4.7e-04
V5	top-gated 4.8eV 0.05V -I_src/I_drn	+0.0e+00
V5	top-gated 5.0eV 0.5V P_out/IV	+2.3e-03
V5	top-gated 5.0eV 0.5V -I_src/I_drn	+5.4e-15
V5	edge 4.8eV 0.05V P_out/IV	+1.4e-03
V5	edge 4.8eV 0.05V -I_src/I_drn	-1.8e-14
V5	edge 5.0eV 0.5V P_out/IV	+2.9e-03
V5	edge 5.0eV 0.5V -I_src/I_drn	+4.4e-16
V5	edge-gated 4.8eV 0.05V P_out/IV	+7.5e-04
V5	edge-gated 4.8eV 0.05V -I_src/I_drn	-1.8e-16
V5	edge-gated 5.0eV 0.5V P_out/IV	+1.2e-02
V5	edge-gated 5.0eV 0.5V -I_src/I_drn	+2.0e-15
V6	J_tun: model vs quad on same profile	-1.7e-03
V6	J_tun: model vs depletion-approximation quadrature (approximation difference)	-1.3e-01
V7	p_s / (N_V F1/2(-phiB/kT)) [exact F]	-4.7e-04
V7	|I(V=0)| (A/cm^2)	4.8e-07 (abs.)
V7	max|phi_p| at equilibrium (V)	1.7e-04 (abs.)
V8	(E_out + E_stored)/E_in (0-1 us)	-4.2e-04
V8	T_max(1 us) - 300 vs DC	+0.0e+00
V9	(sum contact charge + semi charge)/|Q_gate|	-2.5e-06

Table 3: Gated operating points ($\Phi_M = 5.0$ eV, $V_G = -2$ V, baseline thermal model). All quantities in a row refer to the same bias.

Geometry	V_D (V)	I_D (A/cm)	IV (W/cm)	$\Delta T_{\max}$ (K)	ΔT_{source} (K)	ΔT_{drain} (K)
Top, 50 nm	0.5	0.618	0.309	5.9	3.5	5.6
Top, 50 nm	1.0	1.164	1.164	24.0	11.9	21.6
Edge	0.5	2.228	1.114	47.0	40.8	46.2
Edge	1.0	3.693	3.693	149.9	144.4	144.6