

Aula 04: Fundamentos


VLSI + VDSM

Digital Fundamentals + ASIC Flow

Revisão

- **Aula Anterior (bottom-up)**

- Modelos / MOSFET
- Portas Lógicas / CMOS
- Circuitos Combinacionais
- Circuitos Sequenciais
- Standard Cells / PDK
- *PPA Budgets* (LIMITE)



VLSI


Agenda

- **Revisão aula anterior: VLSI Flow + VSDM (S4)**
 - Etapas do Fluxo e Ferramentas Envolvidas na Prática
 - Revisão do circuito FF + Comb + FF => VCS + Verdi
 - Noções de síntese na prática com DC Compiler + **Static Timing Analysis**
- **Continuação**
 - Front-end => Back-end Flow (MODELOS + PRECISOS)
 - Recapitulando principais conceitos => **Prova 02**
 - **Revisão da Prova 01**

AULA ANTERIOR


VLSI Flow

- Como tudo isso aparece no fluxo VLSI?



VLSI Flow

- Como tudo isso aparece no fluxo VLSI?







VLSI Flow

- Vamos entender o **fluxo front-end** na prática...

EDAs are tools to run the VLSI flow




VLSI Flow





Q) Quantos flip-flops esse circuito tem?

VLSI Flow





Q) Quantos flip-flops esse circuito tem? $R=3FF$

VLSI Flow



```
1 module ff(  
2     input logic CLK,  
3     input logic RST,  
4     input logic D,  
5     output logic Q  
6 );  
7  
8     always_ff @(posedge CLK) begin  
9         if(RST)  
10            Q <= 1'b0;  
11        else  
12            Q <= D;  
13        end  
14  
15 endmodule
```



VLSI Flow



```
1 module comb(  
2     input  logic A,  
3     input  logic B,  
4     output logic R  
5 );  
6  
7 always_comb begin  
8     R = A & B;  
9 end  
10  
11 endmodule
```

Q) Qual circuito Comb. está modelando?

VLSI Flow



```
1 module comb(  
2     input logic A,  
3     input logic B,  
4     output logic R  
5 );  
6  
7 always_comb begin  
8     R = A & B;  
9 end  
10  
11 endmodule
```

Q) Qual circuito Comb. está modelando? R: AND

MÓDULO TOPO (top) INSTANCIA E CONECTA OUTROS MODULOS

```
1  module top(  
2      input  logic CLK,  
3      input  logic RST,  
4      input  logic A,  
5      input  logic B,  
6      output logic R  
7  );  
8      // "wires"  
9      logic q_ff1, q_ff2, r_comb;  
10  
11     // FF input 1  
12     ff uu_ff_in1(  
13         .CLK(CLK ),  
14         .RST(RST ),  
15         .D  (A   ),  
16         .Q  (q_ff1)  
17     );  
18  
19     // FF input 2  
20     ff uu_ff_in2(  
21         .CLK(CLK ),  
22         .RST(RST ),  
23         .D  (B   ),  
24         .Q  (q_ff2)  
25     );  
26  
27     // FF  
28     comb uu_comb(  
29         .A(q_ff1 ),  
30         .B(q_ff2 ),  
31         .R(r_comb)  
32     );  
33  
34     ff uu_ff_out(  
35         .CLK(CLK ),  
36         .RST(RST ),  
37         .D  (r_comb),  
38         .Q  (R   )  
39     );  
40 endmodule
```


PORTAS: os sinais de interface do modulo é chamado de PORTA

NETS: variáveis internas que funcionam como "fios" são chamados de nets

REGS: variáveis internas que funcionam como registros são chamados de reg

INSTANCIA DE MÓDULOS:

<nome_do_modulo> <apelido_do_modulo>



MÓDULO TOPO (top) INSTANCIA E CONECTA OUTROS MODULOS

```
1  module top(  
2      input  logic CLK,  
3      input  logic RST,  
4      input  logic A,  
5      input  logic B,  
6      output logic R  
7  );  
8      // "wires"  
9      logic q_ff1, q_ff2, r_comb;  
10  
11     // FF input 1  
12     ff uu_ff_in1(  
13         .CLK(CLK ),  
14         .RST(RST ),  
15         .D  (A  ),  
16         .Q  (q_ff1)  
17     );  
18  
19     // FF input 2  
20     ff uu_ff_in2(  
21         .CLK(CLK ),  
22         .RST(RST ),  
23         .D  (B  ),  
24         .Q  (q_ff2)  
25     );  
26  
27     // FF  
28     comb uu_comb(  
29         .A(q_ff1 ),  
30         .B(q_ff2 ),  
31         .R(r_comb)  
32     );  
33  
34     ff uu_ff_out(  
35         .CLK(CLK ),  
36         .RST(RST ),  
37         .D  (r_comb),  
38         .Q  (R  )  
39     );  
40 endmodule
```


PORTAS: os sinais de interface do modulo é chamado de PORTA

NETS: variáveis internas que funcionam como "fios" são chamados de nets

REGS: variáveis internas que funcionam como registros são chamados de reg

INSTANCIA DE MÓDULOS:

<nome_do_modulo> <apelido_do_modulo>



MÓDULO TOPO (top) INSTANCIA E CONECTA OUTROS MÓDULOS

```
1  module top(  
2      input  logic CLK,  
3      input  logic RST,  
4      input  logic A,  
5      input  logic B,  
6      output logic R  
7  );  
8      // "wires"  
9      logic q_ff1, q_ff2, r_comb;  
10  
11     // FF input 1  
12     ff uu_ff_in1(  
13         .CLK(CLK ),  
14         .RST(RST ),  
15         .D  (A    ),  
16         .Q  (q_ff1)  
17     );  
18  
19     // FF input 2  
20     ff uu_ff_in2(  
21         .CLK(CLK ),  
22         .RST(RST ),  
23         .D  (B    ),  
24         .Q  (q_ff2)  
25     );  
26  
27     // FF  
28     comb uu_comb(  
29         .A(q_ff1 ),  
30         .B(q_ff2 ),  
31         .R(r_comb)  
32     );  
33  
34     ff uu_ff_out(  
35         .CLK(CLK ),  
36         .RST(RST ),  
37         .D  (r_comb),  
38         .Q  (R    )  
39     );  
40 endmodule
```


PORTAS: os sinais de interface do modulo é chamado de PORTA

NETS: variáveis internas que funcionam como "fios" são chamados de nets

REGS: variáveis internas que funcionam como registros são chamados de reg

INSTANCIA DE MÓDULOS:

<nome_do_modulo> <apelido_do_modulo>



MÓDULO TOPO (top) INSTANCIA E CONECTA OUTROS MÓDULOS

```
1 module top(  
2     input logic CLK,  
3     input logic RST,  
4     input logic A,  
5     input logic B,  
6     output logic R  
7 );  
8 // "wires"  
9 logic q_ff1, q_ff2, r_comb;  
10  
11 // FF input 1  
12 ff uu_ff_in1(  
13     .CLK(CLK ),  
14     .RST(RST ),  
15     .D (A ),  
16     .Q (q_ff1)  
17 );  
18  
19 // FF input 2  
20 ff uu_ff_in2(  
21     .CLK(CLK ),  
22     .RST(RST ),  
23     .D (B ),  
24     .Q (q_ff2)  
25 );  
26  
27 // FF  
28 comb uu_comb(  
29     .A(q_ff1 ),  
30     .B(q_ff2 ),  
31     .R(r_comb)  
32 );  
33  
34 ff uu_ff_out(  
35     .CLK(CLK ),  
36     .RST(RST ),  
37     .D (r_comb),  
38     .Q (R )  
39 );  
40 endmodule
```


PORTAS: os sinais de interface do módulo é chamado de PORTA

NETS: variáveis internas que funcionam como "fios" são chamados de nets

REGS: variáveis internas que funcionam como registros são chamados de reg

INSTANCIA DE MÓDULOS:

<nome_do_módulo> <apelido_do_módulo>



MÓDULO TOPO (top) INSTANCIA E CONECTA OUTROS MÓDULOS

```
1 module top(  
2     input logic CLK,  
3     input logic RST,  
4     input logic A,  
5     input logic B,  
6     output logic R  
7 );  
8 // "wires"  
9 logic q_ff1, q_ff2, r_comb;  
10  
11 // FF input 1  
12 ff uu_ff_in1(  
13     .CLK(CLK ),  
14     .RST(RST ),  
15     .D (A ),  
16     .Q (q_ff1)  
17 );  
18  
19 // FF input 2  
20 ff uu_ff_in2(  
21     .CLK(CLK ),  
22     .RST(RST ),  
23     .D (B ),  
24     .Q (q_ff2)  
25 );  
26  
27 // FF  
28 comb uu_comb(  
29     .A(q_ff1 ),  
30     .B(q_ff2 ),  
31     .R(r_comb)  
32 );  
33  
34 ff uu_ff_out(  
35     .CLK(CLK ),  
36     .RST(RST ),  
37     .D (r_comb),  
38     .Q (R )  
39 );  
40 endmodule
```


PORTAS: os sinais de interface do modulo é chamado de PORTA

NETS: variáveis internas que funcionam como "fios" são chamados de nets

REGS: variáveis internas que funcionam como registros são chamados de reg

INSTANCIA DE MÓDULOS:


<nome_do_modulo> <apelido_do_modulo>



VCS + Verdi (prática ao vivo)

- Apresentar ambiente RTL + TB + Circuito
- VCS: Simulação apenas terminal
- Verdi: Inspeção esquemático gerado
- Verdi: Inspeção de formas de onda

+1 Verdi tip




Retomando de onde paramos no fluxo...

VLSI Flow

- Descrição HDL ✓
- Testbench ✓
- Síntese 🎯


**síntese pode começar antes da finalização da verificação (TB); releases do circuito já iniciam síntese - adiantar o trabalho de *scripting* e checar por *bugs* grosseiros.



VLSI Flow

- Descrição HDL ✓
- Testbench ✓
- Síntese 🎯

**síntese pode começar antes da finalização da verificação (TB); releases do circuito já iniciam síntese - adiantar o trabalho de *scripting* e checar por *bugs* grosseiros.



Q) O que a síntese faz e ela depende do que?

- 


- **Testbench** 



- ## ● Síntese




****síntese pode começar antes da finalização da verificação (TB); releases do circuito já iniciam síntese - adiantar o trabalho de *scripting* e checar por *bugs* grosseiros.**



Q) O que a síntese faz e ela depende do que?

R: Transforma RTL em netlist lógica; Depende do PDK + Constraints

VLSI Flow



VLSI Flow

- RTL já temos 
- Constraints 
- PDK 

VLSI Flow

- RTL já temos 
- Constraints 
- PDK 

Vamos falar um pouco + de PDK...

VLSI Flow

- PDK Skywater (OpenSource)

<https://skywater-pdk.readthedocs.io/en/main/contents/libraries.html#foundry-provided-digital-standard-cell-libraries>

Libraries

Search

SkyWater SKY130 PDK

Versioning Information

Current Status

Known Issues

Design Rules

PDK Contents

Analog Design

Digital Design

Simulation

Physical & Design Verification

Python API

Digital Standard Cell Libraries

Foundry provided Digital Standard Cell Libraries

SkyWater Foundry Provided Standard Cell Libraries

sky130_fd_sc_hd - SKY130 High Density Digital Standard Cells (SkyWater Provided)

sky130_fd_sc_hdll - SKY130 High Density Low Leakage Digital Standard Cells (SkyWater Provided)

sky130_fd_sc_hs - SKY130 High Speed Digital Standard Cells (SkyWater Provided)

sky130_fd_sc_ls - SKY130 Low Speed Digital Standard Cells (SkyWater Provided)

sky130_fd_sc_ms - SKY130 Medium Speed Digital Standard Cells (SkyWater Provided)

VLSI Flow

<https://skywater-pdk.readthedocs.io/en/main/contents/libraries/foundry-provided.html>

- **PDK Skywater (OpenSource)**

SkyWater Foundry Provided Standard Cell Libraries

There are seven standard cell libraries provided directly by the SkyWater Technology foundry available for use on SKY130 designs, which differ in intended applications and come in three separate cell heights.

Libraries `sky130_fd_sc_hs` (high speed), `sky130_fd_sc_ms` (medium speed), `sky130_fd_sc_ls` (low speed), and `sky130_fd_sc_lp` (low power) are compatible in size, with a 0.48 x 3.33um site, equivalent to about 11 met1 tracks.


Libraries `sky130_fd_sc_hd` (high density) and `sky130_fd_sc_hdll` (high density, low leakage) contain standard cells that are smaller, utilizing a 0.46 x 2.72um site, equivalent to 9 met1 tracks.

The `sky130_fd_sc_hvl` (high voltage) library contains 5V devices and utilizes a 0.48 x 4.07um site, or 14 met1 tracks.

Coleção de células p/ diferentes tipos de necessidade

VLSI Flow

- **PPA**



	sky130_fd_sc_lp	sky130_fd_sc_ls	sky130_fd_sc_ms	sky130_fd_sc_hs	sky130
VDD	1.8	1.8	1.8	1.8	1.8
NMOS devices used	sky130_fd_pr__nfet_01v8	sky130_fd_pr__nfet_01v8	sky130_fd_pr__nfet_01v8_lvt	sky130_fd_pr__nfet_01v8_lvt	sky130
PMOS devices used	sky130_fd_pr__pfet_01v8_hvt	sky130_fd_pr__pfet_01v8_hvt	sky130_fd_pr__pfet_01v8	sky130_fd_pr__pfet_01v8_lvt	sky130
inverters, buffers	108	48	48	48	56
AND, OR, NAND, NOR	159	66	86	86	153
XOR, XNOR	16	12	12	12	8
AND-OR-INV, OR-AND-INV	138	71	71	71	115
AND-OR, OR-AND	132	68	68	68	132
Adders, Comparators, Multiplexors	59	37	33	33	31

<https://skywater-pdk.readthedocs.io/en/main/contents/libraries/foundry-provided.html>

	sky130_fd_sc_lp	sky130_fd_sc_ls	sky130_fd_sc_ms	sky130_fd_sc_hs	sky13
VDD	1.8	1.8	1.8	1.8	1.8
NMOS devices used	sky130_fd_pr_nfet_01v8	sky130_fd_pr_nfet_01v8	sky130_fd_pr_nfet_01v8_lvt	sky130_fd_pr_nfet_01v8_lvt	sky13
PMOS devices used	sky130_fd_pr_pfet_01v8_hvt	sky130_fd_pr_pfet_01v8_hvt	sky130_fd_pr_pfet_01v8	sky130_fd_pr_pfet_01v8_lvt	sky13
inverters,	108	48	48	48	56

Latches and Flip-Flops	92	68	68	68	60
Custom power gating, bus cells	43	66	42	42	51

tem memória também* / tudo q um CI tem

OR-AND-INV					
AND-OR, OR-AND	132	68	68	68	132
Adders, Comparators, Multiplexors	59	37	33	33	31

<https://skywater-pdk.readthedocs.io/en/main/contents/libraries/foundry-provided.html>

VLSI Flow

Exemplo documentação:

https://skywater-pdk.readthedocs.io/en/main/contents/libraries/sky130_fd_sc_hd/cells/mux2/README.html

https://skywater-pdk.readthedocs.io/en/main/contents/libraries/sky130_fd_sc_hd/cells/or2/README.html


https://skywater-pdk.readthedocs.io/en/main/contents/libraries/sky130_fd_sc_hd/cells/and2/README.html

Conclusão: PDK tem todos os ingredientes p/ fabricação de um VLSI.

VLSI Flow

- **PDK Skywater (OpenSource)**

https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hs



skywater-pdk-libs-sky130_fd_sc_hs Public archive Watch 2

main 4 Branches 3 Tags Go to file Code

mithro Fix CLASS for fill_diode LEF files. 1d051f4 · 6 years ago 53 Commits

cells	Fix CLASS for fill_diode LEF files.	6 years ago
models	verilog: Fixing ordering of ports in primitives.	6 years ago
tech	Fixing the technology LEF file.	6 years ago
timing	Convert to using comma separator in .lib.json files.	6 years ago
.gitignore	Adding .gitignore file.	6 years ago
LICENSE	Initial empty repository.	6 years ago
README.rst	Significant improvements to library sky130_fd_sc_hs versi...	6 years ago

VLSI Flow

- **PDK Skywater (OpenSource)**

https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hs/tree/main/cells/and2

skywater-pdk-libs-sky130_fd_sc_hs / cells / and2 /	
	sky130_fd_sc_hs_and2_1_ff_100C_1v95.lib.json
	sky130_fd_sc_hs_and2_1_ff_150C_1v95.lib.json
	sky130_fd_sc_hs_and2_1_ff_n40C_1v56.lib.json
	sky130_fd_sc_hs_and2_1_ff_n40C_1v76.lib.json
	sky130_fd_sc_hs_and2_1_ff_n40C_1v95_ccsnoise.lib.json
	sky130_fd_sc_hs_and2_1_ss_100C_1v60.lib.json
	sky130_fd_sc_hs_and2_1_ss_150C_1v60.lib.json
	sky130_fd_sc_hs_and2_1_ss_n40C_1v28.lib.json
	sky130_fd_sc_hs_and2_1_ss_n40C_1v44.lib.json
	sky130_fd_sc_hs_and2_1_ss_n40C_1v60_ccsnoise.lib.json
	sky130_fd_sc_hs_and2_1_tt_025C_1v20.lib.json
	sky130_fd_sc_hs_and2_1_tt_025C_1v35.lib.json
	sky130_fd_sc_hs_and2_1_tt_025C_1v44.lib.json
	sky130_fd_sc_hs_and2_1_tt_025C_1v50.lib.json
	sky130_fd_sc_hs_and2_1_tt_025C_1v62.lib.json
	sky130_fd_sc_hs_and2_1_tt_025C_1v68.lib.json
	sky130_fd_sc_hs_and2_1_tt_025C_1v80_ccsnoise.lib.json

Q) Qual a diferença entre essas descrições?

VLSI Flow

- PDK Skywater (OpenSource)

https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hs/tree/main/cells/and2

skywater-pdk-libs-sky130_fd_sc_hs / cells / and2 /	
	sky130_fd_sc_hs__and2_1_ff_100C_1v95.lib.json
	sky130_fd_sc_hs__and2_1_ff_150C_1v95.lib.json
	sky130_fd_sc_hs__and2_1_ff_n40C_1v56.lib.json
	sky130_fd_sc_hs__and2_1_ff_n40C_1v76.lib.json
	sky130_fd_sc_hs__and2_1_ff_n40C_1v95_ccsnoise.lib.json
	sky130_fd_sc_hs__and2_1_ss_100C_1v60.lib.json
	sky130_fd_sc_hs__and2_1_ss_150C_1v60.lib.json
	sky130_fd_sc_hs__and2_1_ss_n40C_1v28.lib.json
	sky130_fd_sc_hs__and2_1_ss_n40C_1v44.lib.json
	sky130_fd_sc_hs__and2_1_ss_n40C_1v60_ccsnoise.lib.json
	sky130_fd_sc_hs__and2_1_tt_025C_1v20.lib.json
	sky130_fd_sc_hs__and2_1_tt_025C_1v35.lib.json
	sky130_fd_sc_hs__and2_1_tt_025C_1v44.lib.json
	sky130_fd_sc_hs__and2_1_tt_025C_1v50.lib.json
	sky130_fd_sc_hs__and2_1_tt_025C_1v62.lib.json
	sky130_fd_sc_hs__and2_1_tt_025C_1v68.lib.json
	sky130_fd_sc_hs__and2_1_tt_025C_1v80_ccsnoise.lib.json

Q) Qual a diferença entre essas descrições?

R: O processo e as condições de operação variam (PVT); O desempenho do circuito é afetado.

VLS

- PDK Skywater (OpenSource)

https://github.com/google/skywater-pdk-libs-sky130_fd_sc_hs

```
skywater-pdk-libs-sky130_fd_sc_hs / cells / and2 / sky130_fd_sc_hs_and2_1_tt_025C_1v20.lib.json
```

mithro Fixing the power_gating_pin.

Code Blame 4125 lines (4125 loc) · 87.8 KB

```
1 {
2   "area": 7.992,
3   "cell_footprint": "sky130_fd_sc_hs_and2",
4   "cell_leakage_power": 0.0,
5   "pg_pin,VGND": {
6     "pg_type": "primary_ground",
7     "related_bias_pin": "VPB",
8     "voltage_name": "VGND"
9   },
```

```
25 "pin,A": {
26   "capacitance": 0.00235,
27   "clock": "false",
28   "direction": "input",
29   "internal_power": {
30     "fall_power,hidden_pw
31     "index_1": [
32       0.01,
33       0.01735,
34       0.02602,
35       0.03903,
36       0.05855,
37       0.08782,
38       0.13172,
39       0.19757,
40       0.29634,
41       0.44449,
42       0.6667,
43       1.0,
44       1.5
45     ],
46     "values": [
47       0.00023,
48       0.00085,
49       0.00019,
50       0.00014,
51       0.00015,
52       0.00014,
53       0.00013,
```

```
505 "related_pin": "A",
506 "rise_power,pwr_template13x20": {
507   "index_1": [
508     0.01,
509     0.01735,
510     0.02602,
511     0.03903,
512     0.05855,
```

```
3466 "fall_transition,delay_template13x20": {
3467   "index_1": [
3468     0.01,
3469     0.01735,
3470     0.02602,
3471     0.03903,
3472     0.05855,
```

```
3139 "cell_rise,delay_template13x20": {
3140   "index_1": [
3141     0.01,
3142     0.01735,
3143     0.02602,
3144     0.03903,
3145     0.05855,
3146     0.08782,
```

VLSI Flow (.lib + normal)

Example of a cell description in .lib format

```
cell ( OR2_4x ) {  
    area : 8.000 ;  
    pin ( Y ) {  
        direction : output ;  
        timing ( ) {  
            related_pin : "A" ;  
            timing_sense : positive_unate ;  
            rise_propagation (drive_3_table_1) {  
                values ("0.2616, 0.2711, 0.2831,...")  
            }  
            rise_transition (drive_3_table_2) {  
                values ("0.0223, 0.0254, ...")  
            }  
            . . . . .  
        }  
        function : "(A | B)";  
        max_capacitance : 1.14810 ;  
        min_capacitance : 0.00220 ;  
    }  
    pin ( A ) {  
        direction : input ;  
        capacitance : 0.012000 ;  
        . . . . .  
    }  
}
```



Cell name

Cell Area

Pin Y Functionality

Design Rule Constraints for Pin Y

Electrical Characteristics of Pin A



Propagation and transition tables are "characterized" for a specific PVT corner, e.g. slowest or worst-case.

Logic libraries are usually supplied as binary .db files

VLSI Flow

- **Além disso, o .lib tem dois tipos de modelos**
 - **NLDM**: Nonlinear delay model (*less accurate*)
 - **CCS**: Composite current source (*more accurate*)

VLSI Flow

● Conclusão

O KIT possui mais coisas, modelos de simulação das std-cells, LEF, DRC, doc, etc.

- O **PDK**, que inclui bibliotecas de **standard cells** (células lógicas padronizadas e previamente caracterizadas em termos de área, potência e temporização) fornece as informações necessárias para **avaliar**, em diferentes níveis de abstração, o **PPA** (*power, performance and area*) do circuito integrado, considerando as variações de processo, tensão e temperatura (**PVT**).

VLSI Flow



Constraints

```
setup_design -frequency = 100
```


RTL
Code

Logic
Synthesis

Technology
Library




ORCA-4E

Gate
Logic



VLSI Flow

- O próximo passo é definir *constraints*; isso **GUIA** a ferramenta a escolher, no PDK, quais células atendem aquele requisito não-funcional.
- O produto requer mais **PERFORMANCE**, **MENOS CONSUMO DE BATERIA** ou algo mais **BALANCEADO**?



VLSI Flow

- A síntese depende de *constraints*;
- Constraints definem:
 - PERIODO CLOCK (ou CLOCKS)
 - INCERTEZA DO CLOCK (ou CLOCKS)
 - RELAÇÃO ENTRE CLOCKS
 - SKEW, SLEW, JITTER
 - LATÊNCIA DE DADO DE ENTRADA
 - LATÊNCIA DE DADO DE SAÍDA
 - ...
- Isso tudo afeta como a ferramenta vai usar as células do PDK, já que existem várias, com diferentes características...

VLSI Flow

- Na prática constraints são definidas assim (TCL)


```
dc_cons_setup.tcl x
prj > 0x01-basic-vlsi-synth > dc-scripts > dc_cons_setup.tcl

1 # -----
2 # Constraints Setup and Pre-Compiled Reports
3 # -----
4
5 # create clock
6 create_clock -period $clk_val [get_ports CLK] -name clk
7
8 # characteristics of clk
9 set_clock_uncertainty -setup [expr $clk_val*0.1000] [get_clocks clk]
10 set_clock_transition -max [expr $clk_val*0.1000] [get_clocks clk]
11 set_clock_latency -source -max [expr $clk_val*0.0500] [get_clocks clk]
12 set_clock_latency -max [expr $clk_val*0.0328] [get_clocks clk]
13
14 # input and output delay
15 set_input_delay -max [expr $clk_val*0.4] -clock clk [remove_from_collection [all_inputs] [get_ports CLK]]
16 set_output_delay -max [expr $clk_val*0.5] -clock clk [all_outputs]
17
18 # output load
19 set_load -max 0.04 [all_outputs]
20
21 # input transition
22 set_input_transition -min [expr $clk_val*0.01] [remove_from_collection [all_inputs] [get_ports CLK]]
23 set_input_transition -max [expr $clk_val*0.10] [remove_from_collection [all_inputs] [get_ports CLK]]
```

VLSI Flow

- **Síntese**

Temos todos os ingredientes para dar mais um passo no fluxo...



VLSI Flow


- **Síntese**

```
if(high_bits == 2'b10)begin  
    residue = state_table[i];  
end  
else begin  
    residue = 16'h0000;  
end
```

**HDL Source
(RTL)**


As etapas do ferramental são essas:

Translate (HDL Compiler)




No Timing Info. →

Optimize + Mapping
(Design Compiler)



Timing Info. →



VLSI Flow

- Síntese

```
if(high_bits == 2'b10)begin  
    residue = state_table[i];  
end  
else begin  
    residue = 16'h0000;  
end
```

HDL Source
(RTL)

Etapa 1: translate

=> GTECH: **não depende** de PDK


Etapa 2: opt+mapping

=> **depende** de PDK

Vamos fazer isso na prática...


No Timing Info. →

Translate (HDL Compiler)



Timing Info. →


Optimize + Mapping
(Design Compiler)



PDK + Constraints + Síntese (prática ao vivo)

- PDK .lib / .db (list)**
- Setup constraints**
- Results**
- Increase clock freq or circuito**

VLSI Flow / GTECH



The image displays a VLSI design flow across three stages: RTL, synthesis, and mapping. An orange arrow points from the RTL code to the mapped code.

RTL Code (ff.v)

```
1 module ff(  
2   input logic CLK,  
3   input logic RST,  
4   input logic D,  
5   output logic Q  
6 );  
7  
8 always_ff @(posedge CLK) begin  
9   if(RST)  
10    Q <= 1'b0;  
11  else  
12    Q <= D;  
13  end  
14 endmodule
```

RTL Code (comb.v)

```
1 module comb(  
2   input logic A,  
3   input logic B,  
4   output logic R  
5 );  
6  
7 always_comb begin  
8   R = A & B;  
9 end  
10 endmodule
```


Synthesis Code (top.v)

```
1 module top(  
2   input logic CLK,  
3   input logic RST,  
4   input logic A,  
5   input logic B,  
6   output logic R  
7 );  
8  
9 // "wires"  
10 logic q_ff1, q_ff2, r_comb;  
11  
12 // FF input 1  
13 ff uu_ff_in1(  
14   .CLK(CLK ),  
15   .RST(RST ),  
16   .D (A ),  
17   .Q (q_ff1)  
18 );  
19  
20 // FF input 2  
21 ff uu_ff_in2(  
22   .CLK(CLK ),  
23   .RST(RST ),  
24   .D (B ),  
25   .Q (q_ff2)  
26 );  
27  
28 // FF  
29 comb uu_comb(  
30   .A(q_ff1 ),  
31   .B(q_ff2 ),  
32   .R(r_comb)  
33 );  
34  
35 ff uu_ff_out(  
36   .CLK(CLK ),  
37   .RST(RST ),  
38   .D (r_comb),  
39   .Q (R )  
40 );  
41 endmodule
```


Mapped Code (gtech_unmapped.v)

```
1 ///////////////////////////////////////////////////////////////////  
2 // Created by: Synopsys Design Compiler(R)  
3 // Version   : X-2025.06-SP4  
4 // Date      : Mon Apr  6 17:33:01 2026  
5 ///////////////////////////////////////////////////////////////////  
6  
7  
8 module ff ( CLK, RST, D, Q );  
9   input CLK, RST, D;  
10  output Q;  
11  wire  N0, N1, N2, N3;  
12  
13  \**SEQGEN**  Q_reg ( .clear(1'b0), .preset(1'b0), .next_state(N3),  
14    .clocked_on(CLK), .data_in(1'b0), .enable(1'b0), .Q(Q), .synch_clear(  
15    1'b0), .synch_preset(1'b0), .synch_toggle(1'b0), .synch_enable(1'b1)  
16    );  
17  SELECT_OP C11 ( .DATA1(1'b0), .DATA2(D), .CONTROL1(N0), .CONTROL2(N1), .Z(N3) );  
18  GTECH_BUF B_0 ( .A(RST), .Z(N0) );  
19  GTECH_BUF B_1 ( .A(N2), .Z(N1) );  
20  GTECH_NOT I_0 ( .A(RST), .Z(N2) );  
21 endmodule  
22  
23  
24 module comb ( A, B, R );  
25   input A, B;  
26   output R;  
27  
28  
29   GTECH_AND2 C7 ( .A(A), .B(B), .Z(R) );  
30 endmodule  
31  
32  
33 module top ( CLK, RST, A, B, R );  
34   input CLK, RST, A, B;  
35   output R;  
36   wire  q_ff1, q_ff2, r_comb;  
37  
38   ff uu_ff_in1 ( .CLK(CLK), .RST(RST), .D(A), .Q(q_ff1) );  
39   ff uu_ff_in2 ( .CLK(CLK), .RST(RST), .D(B), .Q(q_ff2) );  
40   comb uu_comb ( .A(q_ff1), .B(q_ff2), .R(r_comb) );  
41   ff uu_ff_out ( .CLK(CLK), .RST(RST), .D(r_comb), .Q(R) );  
42 endmodule
```

VLSI Flow / GTECH



VLSI Flow / GTECH



```
dc_shell> get_ports
{CLK RST A B R}
dc_shell> get_nets
{CLK RST A B R q_ff1 q_ff2 r_comb}
dc_shell>
```

Console

Log History

dc_shell>

VLSI Flow


The screenshot displays a VLSI design tool interface with the following components:

- Logical Hierarchy:** A tree view showing the design structure. The 'top' entity contains four hierarchical blocks: 'u_ff_out', 'u_comb', 'u_ff_in2', and 'u_ff_in1'.
- Cells (Hierarchical):** A table listing the cells used in the design.
- Attributes:** A list of attributes for the current design, including 'd - dont_touch_network', 'f - fix_hold', 'p - propagated_clock', 'G - generated_clock', and 'g - lib_generated_clock'.
- Table:** A table showing clock information.
- Schematic Diagram:** A detailed circuit diagram showing the internal logic of the design, including flip-flops, combinational logic, and clock signals.

Cell Name	Ref Name	Cell Path	Dont To
uu_ff_in1	ff	uu_ff_in1	undefin
uu_ff_in2	ff	uu_ff_in2	undefin
uu_comb	comb	uu_comb	undefin
uu_ff_out	ff	uu_ff_out	undefin

Clock	Period	Waveform	Attrs	Sources
clk	20.00	{0 10}		{CLK}


Podemos mapear e otimizar para o PDK



Q) Quem é DFCNQD1?



GTECH => LOGICAL NETLIST

```
gtech_unmapped.v
prj > 0x01-basic-vlsi-synth > dc-scripts > outputs_top > gtech_unmapped.v
1 //////////////////////////////////////////////////
2 // Created by: Synopsys Design Compiler(R)
3 // Version   : X-2025.06-SP4
4 // Date      : Mon Apr  6 17:33:01 2026
5 //////////////////////////////////////////////////
6
7
8 module ff ( CLK, RST, D, Q );
9     input CLK, RST, D;
10    output Q;
11    wire  N0, N1, N2, N3;
12
13    \**SEQGEN** Q_reg ( .clear(1'b0), .preset(1'b0), .next_state(N3),
14                      .clocked_on(CLK), .data_in(1'b0), .enable(1'b0), .Q(Q), .synch_clear(
15                        1'b0), .synch_preset(1'b0), .synch_toggle(1'b0), .synch_enable(1'b1)
16                      );
17    SELECT_OP C11 ( .DATA1(1'b0), .DATA2(D), .CONTROL1(N0), .CONTROL2(N1), .Z(N3) );
18    GTECH_BUF B_0 ( .A(RST), .Z(N0) );
19    GTECH_BUF B_1 ( .A(N2), .Z(N1) );
20    GTECH_NOT I_0 ( .A(RST), .Z(N2) );
21 endmodule
22
23
24 module comb ( A, B, R );
25     input A, B;
26     output R;
27
28
29     GTECH_AND2 C7 ( .A(A), .B(B), .Z(R) );
30 endmodule
31
32
33 module top ( CLK, RST, A, B, R );
34     input CLK, RST, A, B;
35     output R;
36     wire  q_ff1, q_ff2, r_comb;
37
38     ff uu_ff_in1 ( .CLK(CLK), .RST(RST), .D(A), .Q(q_ff1) );
39     ff uu_ff_in2 ( .CLK(CLK), .RST(RST), .D(B), .Q(q_ff2) );
40     comb uu_comb ( .A(q_ff1), .B(q_ff2), .R(r_comb) );
41     ff uu_ff_out ( .CLK(CLK), .RST(RST), .D(r_comb), .Q(R) );
42 endmodule
43
```



```
F top.v
prj > 0x01-basic-vlsi-synth > dc-scripts > outputs_top > F top.v
1 //////////////////////////////////////////////////
2 // Created by: Synopsys DC Ultra(TM) in wire load mode
3 // Version    : X-2025.06-SP4
4 // Date       : Mon Apr  6 17:14:11 2026
5 //////////////////////////////////////////////////
6
7
8 module ff_0 ( CLK, RST, D, Q );
9     input CLK, RST, D;
10    output Q;
11    wire  n1;
12
13    DFCNQD1 Q_reg ( .CN(n1), .D(D), .CP(CLK), .Q(Q) );
14    CKND0 U3 ( .I(RST), .ZN(n1) );
15 endmodule
16
17
18 module ff_2 ( CLK, RST, D, Q );
19     input CLK, RST, D;
20    output Q;
21    wire  N3, n1;
22
23    INR2D0 U3 ( .A1(D), .B1(RST), .ZN(N3) );
24    DFCNQD1 Q_reg ( .D(N3), .CP(CLK), .CDN(n1), .Q(Q) );
25    TIEH U4 ( .Z(n1) );
26 endmodule
27
28
29 module comb ( A, B, R );
30     input A, B;
31     output R;
32
33
34    CKAN2D0 U1 ( .A1(A), .A2(B), .Z(R) );
35 endmodule
36
37
38 module ff_1 ( CLK, RST, D, Q );
39     input CLK, RST, D;
40    output Q;
41    wire  N3, n1;
42
43    INR2D0 U3 ( .A1(D), .B1(RST), .ZN(N3) );
44    DFCNQD1 Q_reg ( .D(N3), .CP(CLK), .CDN(n1), .Q(Q) );
45    TIEH U4 ( .Z(n1) );
46 endmodule
47
48
49 module top ( CLK, RST, A, B, R );
50     input CLK, RST, A, B;
51     output R;
52     wire  q_ff1, q_ff2, r_comb, n1, n2;
53
54     ff_0 uu_ff_in1 ( .CLK(CLK), .RST(n2), .D(A), .Q(q_ff1) );
55     ff_2 uu_ff_in2 ( .CLK(CLK), .RST(n2), .D(B), .Q(q_ff2) );
56     comb uu_comb ( .A(q_ff1), .B(q_ff2), .R(r_comb) );
57     ff_1 uu_ff_out ( .CLK(CLK), .RST(n2), .D(r_comb), .Q(R) );
58    CKND0 U1 ( .I(RST), .ZN(n1) );
59    CKND0 U2 ( .I(n1), .ZN(n2) );
60 endmodule
61
```

RTL => GTECH => LOGICAL NETLIST




Acabamos de fazer isso na prática...

Isso é o básico do Front-end...

Back-end


EDAs are tools to run the VLSI flow



VLSI Flow / Back-End

- Continua o processo de "desenhar" sendo que com mais detalhes


- **1) Floorplan**



VLSI Flow / Back-End


- Continua o processo de "desenhar" sendo que com mais detalhes

- **1) Floorplan**




VLSI Flow / Back-End


2) Cells a níveis de layout são ***PLACED***



Cells from a circuit




Floorplan



Placed design

VLSI Flow / Back-End

3) Tudo isso é conectado (***ROUTING***)



VLSI Flow / Back-End

3) A conexão do clock é uma etapa a parte chamada **Clock Tree Synthesis (CTS)**




Figure 1





Figure 2

VLSI Flow / Back-End

Em resumo:




Continuação


=> **VSDM** / Digital Fundamentals / ASIC Design Flow

- **VDSM**
 - CDC

problema:



**uma das
soluções:**




=> **VSDM** / Digital Fundamentals / ASIC Design Flow

- **VDSM**

- Timing Analysys


- **STA**

- setup/hold




● **EXERCÍCIO "tempo crítico + clock"**

- Considerando propagação de nets=0 e clock ideal (0: skew/jitter)
- $T_{\text{setup}}=1\text{ns}$
- **Q1) Quantos flops temos aqui?**
- **Q2) Qual a freq. máxima permitida p/ esse circuito?**



● **EXERCÍCIO "tempo crítico + clock"**


- Considerando propagação de nets=0 e clock ideal (0: skew/jitter)
- $T_{\text{setup}}=1\text{ns}$
- **Q1) Quantos flops temos aqui? 5**
- **Q2) Qual a freq. máxima permitida p/ esse circuito? 100MHz**



=> **VSDM** / Digital Fundamentals / ASIC Design Flow

- **VDSM - outros tópicos**

- Electromigration
- Antenna Effect
- Filler/Corners Cells
- ...




=> VSDM / **Digital Fundamentals** / **ASIC Design Flow**

- **Conversão:**
 - bin2dec;
 - dec2bin
 - hex2bin;
 - bin2hex;
 - hex2dec;
 - dec2hex;
 - **SOP**
sum of products
 - **POS**
product of sums
 - **Circuitos Combinacionais**
 - Expressão booleana
 - **Circuitos Sequencias**
 - Igual da sala em **SystemVlog**
- Mapa de Karnought**
não será avaliado no exame
- FSM**
não será avaliado no exame

Prova 01

Histograma de Notas A1



TKS

EXECUÇÃO:



APOIO:



INICIATIVA:

