



Latch SR (NOR) (Ativo com nível Alto)




S	R	Q	\overline{Q}	
0	0	Q	\overline{Q}	(Memória)
0	1	0	1	(Resetado)
1	0	1	0	(Setado)
1	1	0	0	(Proibido)

LATCH SR (NAND) (Ativo com nível baixo)



\overline{S}	\overline{R}	Q	\overline{Q}	
0	0	1	1	(Proibido)
0	1	1	0	(Setado)
1	0	0	1	(Resetado)
1	1	Q	\overline{Q}	(Memória)


Latch SR Controlado (NAND)




En	S	R	Q	\overline{Q}	
0	X	X	Q	\overline{Q}	(Memória)
1	0	0	Q	\overline{Q}	
1	0	1	0	1	(Resetado)
1	1	0	1	0	(Setado)
1	1	1	1	1	(Proibido)

Registrador de Datos

Latch SR Controlado (NAND)



	En	S	R	Q	Q̄	
	0	X	X	Q	Q̄	(memoria)
	1	0	0	Q	Q̄	
	1	0	1	0	1	(Reseteo)
	1	1	0	1	0	(Seteo)
	1	1	1	1	1	(Prohibido)



Registrador de Datos de 8 bits

