



Trabalho Mips Pipeline

Professor: Mateus Beck Rutzig


Aluno: Bruno Henrique Spies






	Ciclos	CPI	Periodo (ps)	Freq Max (MHz)	Slack (ps)	area (um²)	Laeakage Power (uW)	Total Power (uW)
MIPS MONOCICLO	305	1	7000	143	4	31.512,56	2,16E-04	5,30E-03
MIPS PIPELINE	382	1,252459	2500	400	1	37.725	2,67E-04	1,93E-02


CPI (Cycles Per Instruction)






Cicles Bubble Sort



Período (Tempo de Clock)





Tempo Total:

Monociclo: 305 ciclos X 7000ps = 2135 ns

Pipeline: 382 ciclos X 2500ps = 955 ns

Tempo Total de Execução (ns)

