Pre-silicon Verification Spring 2022

MIPS Architecture

Team 2

Bruno Hernandez Lopez
José Alberto Gómes Diaz
Josue isaias Gomez Cosme
Christian Aaron Ortega Blanco

June 17, 2022

Content

Abstract

This paper contains an explanation of the principles and techniques used in the implementation of a multi-cycle MIPS processor, with a very abstract and simplified overview. A data path and a simple version of a processor sufficient to implement a MIPS instruction set is constructed.

For the structure, all components were made separately and tested for serviceability. After having the components we made the union of the same with the help of a block diagram that allowed us to orient each point of union between the components. Finally, instruction-by-instruction tests were carried out and then tested completely with a program created in C++ language and converted into assembly and machine language.

Introduction

Although the unicycle processor is easy to understand, it is not practical because all instructions take the same time (one cycle) to complete, the clock cycle will have to adapt to the slowest one. A processor that allows different instructions to take a different number of cycles would be more effective, this would give us a much shorter cycle size.

Thus, the instructions can be divided into different steps according to the functional units that are going to be used during the execution of the different stages. These allow circuitry to be shared, allowing a functional unit to be used more than once during the execution of the same instruction, as long as it is used during different cycles.

The multi-cycle processor allows us to reuse the hardware more than once for different processes as long as they are done in different clock cycles. This allows a reduction in production costs.

In the multi-cycle processor, some instructions take more cycles to execute than others. In the single-cycle processor, the processor will take the same time to execute all the instructions, which is why the multi-cycle processor allows for greater processing speed.

Description of the design

Multi-Cycle Implementation

For our multi-cycle implementation, we use a program counter, a data memory, a file register, an instruction memory, an ALU, five multiplexers, a sign extender, and four registers. MIPS is based on 32 bits, so most of the buses are 32-bits wide.

The control unit is encouraged to define the datapath that the processor will execute, based on the opcode of the instruction that's currently being executed. This unit is a state machine whose states change with every clock cycle. Our processor has eleven control signals that define the datapath. The control signals can be generated by a sequential circuit which uses the opcode of the instruction as input.

In our implementation of the multi-cycle structure, we will examine an implementation that includes a subset of the basic MIPS instruction set:

- The memory-reference instructions load word (lw) and store word (sw)
- The arithmetic-logical instructions add, sub, and, or, and slt
- The instructions branch equal (beq), branch not equal (bne) and jump (j), which we add last.

This list does not include all integer instructions (e.g., shift, multiply and divide are missing), nor does it include floating-point instructions.

However, they meet the elements requested for this project, where their main function is to illustrate the key principles used in the creation of a data path and control design. The implementation of the remaining instructions is similar.

Differences between monocycle and multicycle MIPS

Write

HDL implementation

Design

The top file has all the physical connections required just as shown on the previous block diagram, it only needs a clock and reset signals to make the other modules start operating.

```
module Mips_machine (
      input clk,    // Clock
      input rst  // Asynchronous reset active low
);
//// pc
wire [31:0] PC_In,PC_Out,Adder1_out,Adder2_out,InstMem_Out,Reg1; //pc+4
////control
wire
RegDst,Jump,BeQ,BnE,MemRead,MemToReg,MemWrite,ALUSrcA,RegWrite,IRWrite,PCWrite;
wire[1:0] ALUop,PCSrc,ALUSrcB;
///// file register
wire [4:0] mux1_out;
wire [31 : 0]Read_Data_1,Read_Data_2,A,B,mux2_out;
///////sign exten
wire [31:0] sign_out;
/////// ALU control
wire [3:0]ALUci;
////// ALU
wire [31:0] mux3_out,ALU_out,ALU_Result,mux4_out;
wire zero;
////// DataMem Out
wire [31:0] Ram_Out,Reg2;
////instruction
PC pc(PC_In,PC_Out,rst,clk,(BeQ&&zero)|(BnE&&~zero)|PCWrite);
InstMem InsMem(PC_Out,InstMem_Out);
RegWe reg1(InstMem_Out,Reg1,rst,clk,IRWrite);
////data mem
DataMem DataMem(clk,B,ALU_out,MemWrite,Ram_Out);
SimpleReg reg2(Ram_Out,clk,rst,Reg2);
///Registers mem
mux2_1 mux2(mux2_out,MemToReg,Reg2,ALU_out);
mux5b_2to1 mux1(mux1_out,RegDst,Reg1[15:11],Reg1[20:16]);
RegFile
RegMem(clk,RegWrite,mux1_out,mux2_out,Reg1[25:21],Read_Data_1,Reg1[20:16],Read_
Data_2);

DoubleReg reg3(Read_Data_1,Read_Data_2,clk,rst,A,B);

////aLU
SignExt sgnext(Reg1[15:0],sign_out);
mux_4to1 mux3(mux3_out,ALUSrcB,B,sign_out,32'b1,sign_out);
```

```
mux2_1 mux4(mux4_out,ALUSrcA,A,PC_Out);
ALU ALU1(ALUci,mux4_out,mux3_out,zero,ALU_Result);
SimpleReg reg4(ALU_Result,clk,rst,ALU_out);
mux_4to1 mux5(PC_In,PCSrc,ALU_Result,{PC_Out[31:26],Reg1[25:0]},ALU_out,32'bz);

ALU_control ALUCtrl(Reg1[5:0],ALUop,ALUci);
Control
C1(Reg1[31:26],rst,clk,MemWrite,IRWrite,RegDst,MemToReg,RegWrite,ALUSrcA,ALUSrc
B,ALUop,BeQ,BnE,PCWrite,PCSrc);
endmodule
```

PC (Program Counter)

There are five signals in the PC module, those are two single bit signals for clock
(clk) and reset (rst), and two 32-bit signals of DataIn and DataOut, there is also a
single signal for PC enable.

DataIn comes from MUXn which allows the PC module between the value of PC+1
or the values of where PC has to go after a BNE, BEQ or Jump instruction are
executed.

DataOut starts with a value of zero when the rst signal is equal to zero, and then,
when the rst signal is equal to one and also clock and enable signals are equal to
one, DataOut is equal to DataIn, so the output will be equal to the 32-bit input data
coming from the MUX previously explained.

```
module PC (PCNext, PCResult, reset, clk,PCEn);

    input              reset;                    // Reset: 1-Bit input
control signal.
    input              clk;                      // Clk: 1-Bit input
clock signal.
    input              PCEn;                     // PCEn: 1-Bit input write
enable.
    input      [31:0]  PCNext;                   // Address: 32-Bit
address input port.
    output reg [31:0]  PCResult;                 // PCResult: 32-Bit
registered output port.
    always @(posedge clk)
    begin
      if (!reset)PCResult <= 32'h00000000;       // INITIALIZE
OUTPUT IN ZERO
      else if (PCEn)PCResult <= PCNext;          // ASSIGN THE INPUT
VALUE TO OUTPUT
    end
```

```
        endmodule
```

Instruction Memory

The instruction memory gets the information from a .bin file and copies it into a register. This module gets an address as input and sends the instruction stored at that address to the output.

```
module InstMem
(
      input [31:0] addr,
      output reg [31:0] q
);
      // Declare the ROM variable
      reg [31:0] rom[15:0];
      // Initialize the ROM with $readmemb.  Put the memory contents
      // in the file single_port_rom_init.txt.  Without this file,
      // this design will not compile.

      initial
      begin
            $readmemb("rom_init.bin", rom);
      end

      always @ (addr)
      begin
            q = {rom[addr]};
      end
endmodule
```

File Register

The register file module is where the data of the 32 registers of the MIPS will be stored and written, as inputs, it has a clock signal, which is used to look at every clock cycle if the write enable signal is activated from the control unit in order to write data to a register.

Next input is a 5-bit signal which is used to tell the address where the new data will be written, depending of the instruction, this input can come from the instruction memory from bits 15 to 11 in the case of R type instructions (rd), or from bits 20 to 16 in the case of the sw and lw instructions. It also has a 32-bit input signal to write the

data into the given address, this data comes from the MUX output that selects between the result of the ALU and the Data memory.

It has also two more inputs that have the purpose of reading from the instruction memory the equivalents of rs and rt, which made them a 5-bit input signal that comes from the Instruction memory bits 21 to 25 in the case of the first register read port, and bits 16 to 20 for the second port.

The values stored in those registers are the output of the register file, which will be a 32-bit data output.

Values of the register file are initialized by a .txt file containing the 32-bits values of the 32 registers

```verilog
//FILE REGISTER
module RegFile(
      input                    clk,
      // write port
      input                    FR_WE,
      input        [4:0]       FR_Waddr,
      input        [31:0]      FR_Wdata,
      //read port 1
      input        [4:0]       FR_RAddr_1,
      output       [31:0]      FR_Rdata_1,
      //read port 2
      input        [4:0]       FR_RAddr_2,
      output       [31:0]      FR_Rdata_2
 );
       reg      [31:0] reg_File [31:0];
  initial
    begin
      $readmemb("registers.txt",reg_File);
    end
      always @ (posedge clk ) begin

              if(FR_WE) begin
                    reg_File[FR_Waddr] <= FR_Wdata;
                    $writememb("registers.txt",reg_File);
              end
      end
  assign FR_Rdata_1 = reg_File[FR_RAddr_1];
  assign FR_Rdata_2 = reg_File[FR_RAddr_2];
 endmodule
```

Control Unit

Just like the monocycle architecture, the multicycle has a new Control module that decodes the present Op-code and establishes the instruction datapath with the difference that now the control isn't a combinational module, instead it is now a state machine that allow us to automatically trace different data paths from the same ALU. For example, in the monocycle Architecture it is necessary to have an external adder in order to increment the value of pc to follow the next instruction, but now the same operation is done by the same ALU that receives data from the register memory and from the data memory.

```
module Control(
  input [5:0]op,  ////funtion

  input rst,
  input clk,

  output reg MemWrite,IRWrite,RegDst,MemToReg,RegWrite,ALUSrcA,
  output reg [1:0] ALUSrcB,ALUop,
  output reg  BeQ,BnE,PCWrite,
  output reg [1:0] PCSrc
);
reg [3:0] state;
reg [3:0] nextState;
reg sel=1'b0;
parameter s0= 4'd0;
parameter s1= 4'd1;
parameter s2= 4'd2;
parameter s3= 4'd3;
parameter s4= 4'd4;
parameter s5= 4'd5;
parameter s6= 4'd6;
parameter s7= 4'd7;
parameter s8= 4'd8;
parameter s9= 4'd9;
parameter s10= 4'd10;
parameter s11= 4'd11;

always @(posedge clk , rst) begin
  if(~rst) begin
```

```verilog
      MemWrite=1'b0;
      IRWrite=1'b0;
      RegDst=1'b0;
      MemToReg=1'b0;
      RegWrite=1'b0;
      ALUSrcA =1'b0;
      ALUSrcB=2'b00;
      ALUop=2'b00;
      BeQ=1'b0;
      BnE=1'b0;
      PCWrite=1'b0;
      PCSrc=2'b00;
      state <= s0;
    end else begin
      state <= nextState;
    end
  end

always @( state,op) begin
  $display("state:",state);
  case (state)
    s0:nextState=s1;
    s1:begin
      if(op==6'b101011)begin
       sel=1'b0;
        nextState=s2;  ///sw or lw
      end
      if (op==6'b100011) begin
        sel=1'b1;
        nextState=s2;  ///sw or lw
      end
      else if(op==6'b000000)begin
        nextState=s5;  /// R-type
        $display("R-type");
      end
      else if(op==6'b000101)begin
        nextState=s7;  /// bne
        $display("bne");
      end
      else if(op==6'b000100)begin
        nextState=s8;  /// beq
        $display("beq");
      end
      else if(op==6'b001000)begin
        nextState=s9;  /// ADDI
        $display("ADDI");
      end
      else if(op==6'b000010)begin
      nextState=s11;  /// jump
      $display("jump");
      end
```

```verilog
        end
    s2:begin
      if (!sel)begin
        nextState=s4; ///if sw
        $display("sw");
      end
      else if (sel)begin
        nextState=s3; ///if lw
        $display("lw");
      end

    end
    s3:nextState=s0;
    s4:nextState=s0;
    s5:nextState=s6;
    s6:nextState=s0;
    s7:nextState=s0;
    s8:nextState=s0;
    s9:nextState=s10;
    s10:nextState=s0;
    s11:nextState=s0;
   default :  nextState=s0;
 endcase
end

always @(state) begin
 case (state)
   s0:begin
     RegWrite=1'b0;
     MemWrite=1'b0;
     BnE=1'b0;
     BeQ=1'b0;

     IRWrite=1'b1;
     ALUSrcA =1'b0;
     ALUSrcB=2'b01;
     ALUop=2'b00;
     PCSrc=2'b00;
     PCWrite=1'b1;
   end
   s1:begin
     PCWrite=1'b0;
     IRWrite=1'b0;
     ALUSrcA =1'b0;
     ALUSrcB=2'b11;
     ALUop=2'b00;
   end
   s2:begin
     ALUSrcA =1'b1;
     ALUSrcB=2'b10;
     ALUop=2'b00;
```

```verilog
  end
s3:begin
  RegDst=1'b0;
  MemToReg=1'b1;
  RegWrite=1'b1;
end
s4:MemWrite=1'b1;
s5:begin
  ALUSrcA =1'b1;
  ALUSrcB=2'b00;
  ALUop=2'b10;
end
s6:begin
  RegDst=1'b1;
  MemToReg=1'b0;
  RegWrite=1'b1;
end
s7:begin
  ALUSrcA =1'b1;
  ALUSrcB=2'b00;
  ALUop=2'b01;
  PCSrc=2'b01;
  BnE=1'b1;
end
s8:begin
  ALUSrcA =1'b1;
  ALUSrcB=2'b00;
  ALUop=2'b01;
  PCSrc=2'b01;
  BeQ=1'b1;
end
s9:begin
  ALUSrcA =1'b1;
  ALUSrcB=2'b10;
  ALUop=2'b00;
end
s10:begin
  RegDst=1'b0;
  MemToReg=1'b0;
  RegWrite=1'b1;
end
s11:begin
  PCSrc=2'b10;
  PCWrite=1'b1;
end
default : begin
  RegWrite=1'b0;
  MemWrite=1'b0;
  BnE=1'b0;
  BeQ=1'b0;
```

```
    IRWrite=1'b1;
    ALUSrcA =1'b0;
    ALUSrcB=2'b01;
    ALUop=2'b00;
    PCSrc=2'b00;
    PCWrite=1'b1;
  end
 endcase
end

endmodule
```

A simplified diagram of the state machine is presented in the next figure:

ALU

Another important hardware component is the Arithmetic Logic Unit (ALU), this module has two 32-bit inputs, which are the ALU sources, these inputs are represented as inA and inB, it also has a 4-bit input which is the ALUop, this input comes from the ALU control module and is the selector, this signal will allow the ALU to choose which operation will be executed between both sources.

It also has two outputs, one of them is the result of the ALU, which will also be a 32-bit signal, and then, there is a single bit output named "zero", which can be seen as a flag that is enabled when the result of the ALU is equal to zero, this signal will be useful when executing BEQ and BNE instructions, since they depend if both sources are equal or non equal respectively.

The ALU can execute five different operations between both sources, this operations are:

- And
- Or
- Add
- Sub
- Comparison (inA<inB)

As said before, the ALU control module provides the information for the ALU to choose which operation will be made.

```verilog
module ALU
  (
    input [3:0]ALUOp,
    input [31:0]inA,inB,
    output reg Zero,
    output reg [31:0]Result
  );
  always @ (ALUOp,inA,inB) begin
    case (ALUOp)
         4'b0000: Result = inA & inB;
         4'b0001: Result = inA|inB;
       4'b0010: Result = inA+inB;
         4'b0110: Result = inA-inB;
         4'b0111: begin
              if(inA<inB)
                Result = 32'b1;
              else
                Result = 32'b0;
             end

         default: Result = 32'bZ;
    endcase
    if(Result==0)
        Zero=1;
     else
        Zero=0;
  end
endmodule
```

Sign Extender

For some instructions it is necessary to get an imm value which is a 16 bits number and use it in an adder or in the ALU. These modules need 32 bits of input. For this

reason this module gets the 16 bits number extracted from the instruction (bits 0 to 15) and extends its sign to 32 bits. When it is a negative number, it extends the 1 but when it's a positive number it extends the 0.This is done by getting the most significant bit from the input and extending it 16 times.

```verilog
module SignExt(
  input wire [15:0] DataIn,
  output reg [31:0] DataOut);

  always @*
    begin
      if (DataIn[15]==0)
        DataOut[31:16] = 16'b0000000000000000;
      else
        DataOut[31:16] = 16'b1111111111111111;

             DataOut[15:0] = DataIn;
    end
endmodule
```

Data memory

The data memory is a RAM memory which is used for lw and sw instructions, data is initialized from a txt file, and it has two main inputs which are the address and the data, both are 32-bit wide and are provided by the ALU result in the case of the address and the Read Data 2 signal coming from the file register.

It is important to notice that in order to write any data, a write enable signal must be enabled, this signal is activated by the control unit when a sw or lw instruction is being executed. The output will always be the data from the address that can be readed.

```verilog
module DataMem(
     input clk,
     input [31:0] WD, // 32bit data input word
     input [31:0] A,
     input we,              // Active high
     output [31:0] RD // 32bit output word
);

     // Declare A bidimensional Array for the RAM
  reg [31:0] ram [0:31];
```

```verilog
    reg [31:0] addr_buff;

    // RAM's don't have reset
    // The default value from each location is X
    // The write is synchronous

    initial
    begin
     $readmemb("ram_init.txt", ram);
    end

    always @(posedge clk ) begin

        begin
            if(we) begin
                    ram[A] <= WD;
            //$display("write %0d from dir %0d",ram[A],A);

            //$writememb("ram_init.txt", ram);
                end

        end
      $writememb("ram_init.txt", ram);
     for(int i=0;i<31;i++)$display("%b",ram[i]);
    end

    // The read is synchronous As the Address
    // was buffered on the clk using Addr_buff
    assign RD = ram[A];

endmodule
```

MUXES

It is a device used to transmit data from different inputs to a single output, i.e., all data entering the circuit leave through the same place. This time we only needed a 2 to 1 mux, but with different input buses. Two different ones were used, one with a width of 32 bits and the other with a width of 5 bits in the inputs.

The first mux that was implemented with a width of 5 bits, was in the input of the "Registers" module where the rs [15-11] and rt [20-16] signal is connected, both connected to the Write data.

The second mux with a width of 32 bits is located at one of the ALU inputs, which receives the Read data 2 signal from "Registers" and "Sign-extend" from the bus [15-0] of the "imm" of the instruction, it also receives the constant number 1 for the PC.

The third mux with a width of 32 bits is located after the "ALU", which receives the signals of the "ALU" and the bits coming from the Jump instruction.

The fourth mux with a width of 5 bits is located at the intput of the 3rd mux, at the input it has the signal of the 3rd mux and the address of the Jump instruction, connected to the input of the PC.

The following shows the mux module, which is parameterizable.

```verilog
module mux2_1 (Z,Sel,X,Y);
  parameter WID = 32;
  input wire [WID-1:0] X, Y;
  input wire Sel;
  output wire [WID-1:0] Z;

  assign Z= Sel ? X:Y;

endmodule
```

Detailed description of the verification process

Logic Tester

The following instruction sequence it's for a quick inspection through all the instructions on the architecture excluding the lw function which is going to be tested later. The objective in order to test an instruction is writing the register memory and the data memory with the result of the assigned addresses for each instruction. The example below is going to skip the addition instruction but everything else is going to be executed excluding the bne instruction.

```
1:00000000000000000000000000000000

2:beq 000100 00001 00001 0000000000000010    if rs==rt pc=bta -!to aovid

3:add 000000 00001 00010 00110 00000 100000 saves $1+$2 in $6
       op      $1    $2    $6   shamt  fun

4:sw 101011 00000 00110 0000000000000000  saves $6 in mem0
    dest reg addr Source reg add    imm

5:sub 000000 00011 00001 00111  00000 100010 saves $3-$1 in $7
       op      $3    $1    $0    shamt   fun

6:sw 101011  00001 00111  0000000000000000 saves $7 in mem1
       dest reg addr  Source reg add   imm

7:jump 000010 00000000000000000000001001   pc=jta  add=8 to avoid j


8:bne 000101 00001 00010 0000000000000010    if rs==rt pc=bta


9:and 000000 00001 00001 01000 00000 100100 saves $1&$1 in $8
       op      $1    $1    $8   shamt  fun

10:sw 101011 00010 01000 0000000000000000 saves $8 in mem2
    dest reg addr   Source reg add  imm

11:or 000000 00001 00010 01001 00000 100101 saves $1&$2 in $9
       op      $1    $2    $0  shamt  fun
```

```
12:sw 101011 00011 01001 0000000000000000 saves $9 in mem3
      dest reg add Source reg add   imm

13:slt 000000 00001 00011 01010 00000 101010 saves $1<$3 in $10
      op          $1   $3    $0    shamt  fun

14:sw 101011 00100 01010 0000000000000000 saves $10 in mem4
   dest reg addr Source reg add imm
```

Register memory assign:

```
reg mem:
0:0
1:1
2:2
3:3
4:4
5:5
6:add
7:sub
8:and
9:or
10:slt
```

Data memory Result:

```
0:00000000000000000000000000000000  //add 2+1  #skipped
1:00000000000000000000000000000010 //sub 3-1
2:00000000000000000000000000000001 //and 1&1
3:00000000000000000000000000000011 //or 10|01
4:00000000000000000000000000000001 //slt 1<3?
5:00000000000000000000000000000000
```

Program flowchart

C code

Make a C program that obtains the sum of 3 numbers before 20 and stores the result in "a", then obtains the sum of 3 numbers after 4 and stores it in "b", and finally obtains the subtraction of b-a .

```
#include <iostream>
int a=0;
int b=0;
int c=0;
using namespace std;

int main()
{

for (int i=0;i<3;i++){
      a=a+1;
}
for (int i=0;i<3;i++){
      b=b+4;


}
c=b-a;
cout<<c;
}
```

```
C:\Users\chris\Desktop\presilicio\dra\MIPS_ARCHITECTURE\program.exe

a=3 b=12
Result c=b-a=9
------------------------------
Process exited after 0.04543 seconds with return value 0
Presione una tecla para continuar . . .
```

Assembly code

```
/////register location/////////
// $t0=8,$t1=9,$t2=10,$t3=11//
// $s0=16, $s1=17, $s2=18  //
//////////////////////////

/////////register file/////////
//$t0=3  //// for condition i<3
//$s0=0  //// for iterator i
//$s1=1  //// Const 1
//$s2=4  //// Const 4
//$t1=0  ///a
//$t2=0  ///b
//$t3=0  ///C
//////////////////////////////

for1:bne $s0,$t0, a
j next
a: add $s0, $s1,$s0  /// $s0=$s0+1
     add $t1, $s1,$t1  /// $t1=t1+1
     j for1
next:

lw $0,0($s0)
for2:bne $s0,$t0, b
j end
b: add $s0, $s1,$s0  /// $s0=$s0+1
     add $t2, $s2,$t2  /// $t1=t1+4
     j for2
end:
```

```
sub $t3, $t2,$t1  /// $t3=$t2-$t1
sw $t3,0($0) // Result saved on the data memory
```

Machine code

Machine code translation

```
1:0:0000000000000000000000000000000000
2:1:bne 000101    10000      01000   0000000000000001   if rs==rt pc=bta
            op     rs=$s0     rt=$t0          imm
3:2:jump 000010    0000000000000000000000110    pc=next
4:3:add 000000     10000      10001 10000 00000 100000  saves $s0+1 in $s0
            op      $s0        $s1   $s0  shamt  fun
5:4:add 000000     01001      10001 01001 00000 100000 saves $t1+1 in $t1
            op      $t1        $s1   $t1  shamt  fun
6:5:jump 000010    0000000000000000000000001    pc=next
7:6:lw 100011    00000    10000    0000000000000       saves 0 in $s0
          op       $0       $s0           imm
8:7:bne 000101    10000      01000   0000000000000001   if rs==rt pc=bta
            op      rs=$s0  rt=$t0         imm
9:8:jump 000010    0000000000000000000001100    pc=end
10:9:add 000000    10000      10001 10000 00000 100000  saves $s0+1 in $s0
            op      $s0        $s1   $s0  shamt   fun
11:10:add 000000   01010      10010 01010 00000 100000  saves $t1+1 in $t1
            op      $t2        $s2   $t2  shamt   fun
12:11:jump 000010  0000000000000000000000111    pc=end
13:12:sub 000000   01010    01001    01011 00000 100010  saves $t2-$t1 in $t3
            op     $t2      $t1      $t3  shamt  fun
14:13:sw 101011    00000      01011   0000000000000000  saves $t3 in mem0
            op       $0        $t3            imm
```

Main program

```
00000000000000000000000000000000
00010110000010000000000000000001
00001000000000000000000000000110
00000010000100011000000000100000
00000001001100010100100000100000
00001000000000000000000000000001
10001100000100000000000000000000
00010110000010000000000000000001
```

```
00001000000000000000000001100
00000010000100011000000000100000
00000001010100100101000000100000
00001000000000000000000000000111
00000001010010010101100000100010
10101100000101100000000000000000
00000000000000000000000000000000
```

Register file

```
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000011
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000100
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
```

0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000
0000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000
0000000000000000000000000000000000

C problem Results

Just as the results of the C program, as we can observe on the results register ($t3), the results were equal in both cases, this is a good sign of the functionality of our architecture but there are some instructions left to try (slt,and,or,lw).

C problem translation

Register memory

```
1  00000000000000000000000000000000 //$0
2  00000000000000000000000000000000
3  00000000000000000000000000000000
4  00000000000000000000000000000000
5  00000000000000000000000000000000
6  00000000000000000000000000000000
7  00000000000000000000000000000000
8  00000000000000000000000000000000
9  00000000000000000000000000000011 //$t0
10 00000000000000000000000000000011 //$t1
11 00000000000000000000000000001100 //$t2
12 00000000000000000000000000001001 //$t3
13 00000000000000000000000000000000
14 00000000000000000000000000000000
15 00000000000000000000000000000000
16 00000000000000000000000000000000
17 00000000000000000000000000000011 //$s0
18 00000000000000000000000000000001 //$s1
19 00000000000000000000000000000100 //$s2
20 00000000000000000000000000000000
```

Data Memory

```
1 /////data memory
2 00000000000000000000000000001001 // Result
3 00000000000000000000000000000000
4 00000000000000000000000000000000
5 00000000000000000000000000000000
```

Link to the project on EDAPlayground

Logic Tester: https://www.edaplayground.com/x/QHQK

C program translation project: https://www.edaplayground.com/x/bckR

Conclusions

Josue Isaias Gomez Cosme

In the multicycle processor, the essential part for its realization was to take into account the data path that each instruction must follow. In addition to creating a state machine for each instruction. This type of processor is useful to carry out simple instructions in a single clock cycle. Where it was possible to test the functionality through the EPWave and the EDAPlayground's own console. It was quite laborious work but with a quite big reward of knowledge at the moment of realizing a multi-cycle MIPS processor.

Jose Alberto Gomez Diaz

For the development of this multi-cycle processor it was very important to take into consideration the data path that each instruction must follow. In this way it was possible to review the correct operation of the processor by visualizing the signals that were in each segment. This type of processor is useful for performing simple instructions in a single clock cycle.

Bruno Hernandez Lopez

Implementing this MIPS monocycle architecture gave a better understanding of the hardware elements required to execute different types of instructions, seeing the different data paths that had to be followed also made clearer how instructions worked. While assembling the HDL code in EDAPlayground, the complete diagram of the MIPS structure was very useful since it made it easier to identify how the data flows into the different modules. While testing the final verilog implementation, it was a little bit difficult to understand where the data was being stored due to the lack of understanding the operation of some instructions, but when we catched up, it was easier and it made things better at the moment of implementing the application code for testing. Finally, I believe that this monocycle architecture will be a great base for implementing other types of architecture in the future, so it was very interesting.

Christian Ortega Blanco

Unlike the monocycle project, the multicycle architecture was pretty much straight forward, just taking the making of the block diagram as the most difficult part of the project and it only consisted of erasing modules that are no longer needed. then the verilog coding was the most easy to implement, we worked together in order to solve the problems that could present while coding.

Future Work

To improve the program, a module could be implemented to check how many cycles it takes to perform each instruction, and modify some elements to perform the process in a more optimal way.

References

1. [Diseño de la ruta de datos y la unidad de control (ucm.es)](#)
2. [A single-cycle MIPS processor (washington.edu)](#)
3. https://www3.ntu.edu.sg/home/smitha/fyp_gerald/