

# C5415 Compilers More Register Allocation

# Instruction Scheduling

These slides are based on slides copyrighted by Keith Cooper, Ken Kennedy & Linda Torczon at Rice University

Lecture 5

- · Reminder: get ilab account
- First project will come out on Wednesday

#### The idea:

- Focus on replacement rather than allocation
- Keep values "used soon" in registers
- Only parts of a live range may be assigned to a physical register (≠ top-down allocation's "all-or-nothing" approach)

#### Algorithm:

- Start with empty register set
- Load on demand
- When no register is available, free one

#### Replacement (heuristic):

- Spill the value whose next use is farthest in the future
- Sound familiar? Think page replacement ...

## Live Ranges

```
loadI
             1028 \Rightarrow r1 // r1
23456789
           r1 \Rightarrow r2 // r1 r2
   load
         r1, r2 \Rightarrow r3 // r1 r2 r3
  mult
   loadI
                 \Rightarrow r4 // r1 r2 r3 r4
  sub
          r4, r2 \Rightarrow r5 // r1 r3
                                             r5
                  \Rightarrow r6 // r1 r3 r5 r6
  loadI
         r5, r6 \Rightarrow r7 // r1 r3
  mult
                                                    r7
          r7, r3 \Rightarrow r8 // r1
  sub
                                                        r8
             r8 \Rightarrow r1
  store
                              //
```

NOTE: live sets on exit of each instruction

r4, r2  $\Rightarrow$  r5 // r1

 $r5, r6 \Rightarrow r7 // r1$ 

 $\Rightarrow$  r1

 $r7, r3 \Rightarrow r8 // r1$ 

r8

 $\Rightarrow$  r6 // r1

5 6 7 sub

loadI

mult

store

sub

Bottom up (3 registers to allocate) 0 spill addresses loadI 1028 // r1 ⇒r1  $\Rightarrow$  r2 // r1 r2 load r1 1024 r1, r2  $\Rightarrow$  r3 // r1 r2 r3 mult  $\Rightarrow$  r4 // r1 r2 r3 r4 loadI

r3

r3

r5

r5 r6

r7

r8

memory layout

data

addresses

//

Bottom up (3 physical registers to allocate: ra, rb, rc)

					register allocation and assignment(on exit)				
	source c	:ode		life ranges	ra	rb	rc		
1	loadI	1028	$\Rightarrow$ r1	// r1	r1				
2	load	r1	$\Rightarrow$ r2	// r1 r2	r1	r2			
3	mult	r1, r2	$\Rightarrow$ r3	// r1 r2 r3	r1	r2	r3		
4	loadI	5	$\Rightarrow$ r4	// r1 r2 r3 r4	r4	r2	r3		
5	sub	r4, r2	$\Rightarrow$ r5	// <i>r1</i> r5 r3	r4	r5	r3		
6	loadI	8	⇒ r6	// <b>r1</b> r5 r3 r6	r6	<i>r5</i>	r3		
7	mult	r5, r6	$\Rightarrow$ r7	// <b>r1</b> r7 r3	r6	r7	r3		
8	sub	r7, r3	$\Rightarrow$ r8	// <b>r1</b> r8	r6	r8	r3		
9	store	r8	$\Rightarrow$ r1	//	r1	r8	r3		


Note: This is only one possible allocation and assignment!

Bottom up (3 physical registers to allocate: ra, rb, rc)

				register allocation and assignment(on exit)			
	source o	code		ra	rb	rc	
1	loadI	1028	$\Rightarrow$ r1	r1			
2	load	r1	$\Rightarrow$ r2	r1	r2		
3	mult	r1, r2	$\Rightarrow$ r3	r1	r2	r3	
4	loadI	5	$\Rightarrow$ r4	r4	r2	r3	
5	sub	r4, r2	$\Rightarrow$ r5	r4	r5	r3	
6	loadI	8	⇒ r6	r6	r5	r3	
7	mult	r5, r6	$\Rightarrow$ r7	r6	r7	r3	
8	sub	r7, r3	$\Rightarrow$ r8	r6	r8	r3	
9	store	r8	$\Rightarrow$ r1	r1	r8	r3	


Let's generate code now!

Bottom up (3 physical registers to allocate: ra, rb, rc)



For written registers, use current register assignment.

Bottom up (3 physical registers to allocate: ra, rb, rc)



For read registers, use previous register assignment.

Bottom up (3 physical registers to allocate: ra, rb, rc)

					_	register allocation and assignment(on exit)			
	source o	code			ra	rb	rc		
1	loadI	1028	⇒ra	write	r1				
2	load	ra	⇒rb		<i>r</i> 1	-r2	•		
3	mult	r1, r2	$\Rightarrow$ r3		r1	r2	r3		
4	loadI	5	⇒ <b>r</b> 4		r4	r2	r3		
5	sub	r4, r2	$\Rightarrow$ r5		r4	r5	r3		
6	loadI	8	⇒r6		r6	r5	r3		
7	mult	r5, r6	⇒ <b>r</b> 7		r6	r7	r3		
8	sub	r7, r3	⇒r8		r6	r8	r3		
9	store	r8	$\Rightarrow$ r1		r1	r8	r3		

> Bottom up (3 physical registers to allocate: ra, rb, rc)

					register allocation and assignment(on exit)			
	source c	ode			ra	rb	rc	
2 3 4 5 6 7 8	loadI load mult store* loadI sub loadI mult sub store	1028 ra ra, rb ra 5 r4, r2 8 r5, r6 r7, r3 r8	$\begin{array}{c} \Rightarrow \text{ra} \\ \Rightarrow \text{rb} \\ \Rightarrow \text{rc} \\ \Rightarrow 10 \\ \Rightarrow \text{r4} \\ \Rightarrow \text{r5} \\ \Rightarrow \text{r6} \\ \Rightarrow \text{r7} \\ \Rightarrow \text{r8} \\ \Rightarrow \text{r1} \\ \end{array}$	spill code *NOT ILOC	r1 r1 r1 r4 r4 r6 r6 r6	r2 r2 r2 r5 r5 r7 r8 r8	r3 r3 r3 r3 r3 r3 r3	

Insert spill code.

Bottom up (3 physical registers to allocate: ra, rb, rc)

				_	register allocation and assignment(on exit)		
source	code			ra	rb	rc	
1 loadI 2 load 3 mult store 4 loadI 5 sub 6 loadI 7 mult 8 sub 9 store	1028 ra ra, rb ra 5 ra, rb 8 rb, ra rb, rc r8	$\Rightarrow ra$ $\Rightarrow rb$ $\Rightarrow rc$ $\Rightarrow 10$ $\Rightarrow ra$ $\Rightarrow rb$ $\Rightarrow rb$ $\Rightarrow rb$ $\Rightarrow rb$ $\Rightarrow rb$	spill code	r1 r1 r1 r4 r4 r6 r6 r6	r2 r2 r2 r5 r5 r7 r8 r8	r3 r3 r3 r3 r3 r3	

> Bottom up (3 physical registers to allocate: ra, rb, rc)

					register allocation and assignment(on exit)			
	source o	code			ra	rb	rc	
1	loadI	1028	$\Rightarrow$ ra		r1			
2	load	ra	$\Rightarrow$ rb		r1	r2		
3	mult	ra, rb	$\Rightarrow$ rc		r1	r2	r3	
	store*	ra	$\Rightarrow$ 10	spill code	r1	r2	r3	
4	loadI	5	$\Rightarrow$ ra		r4	r2	r3	
5	sub	ra, rb	⇒rb		r4	r5	r3	
6	loadI	8	⇒ra		r6	r5	r3	
7	mult	rb, ra	$\Rightarrow$ rb		r6	r7	r3	
8	sub	rb, rc	$\Rightarrow$ rb		r6	r8	r3	
	load*	10	$\Rightarrow$ ra	spill code	r1	r8	r3	
9	store	r8	$\Rightarrow$ r1	*NOT ILOC	r1	r8	r3	

Insert spill code.

> Bottom up (3 physical registers to allocate: ra, rb, rc)

					register allocation and assignment(on exit)			
	source o	code			ra	rb	rc	
1 2 3 4 5 6 7 8	loadI load mult store* loadI sub loadI mult sub	1028 ra ra, rb ra 5 ra, rb 8 rb, ra rb, rc	$\begin{array}{c} \Rightarrow \text{ra} \\ \Rightarrow \text{rb} \\ \Rightarrow \text{rc} \\ \Rightarrow 10 \\ \Rightarrow \text{ra} \\ \Rightarrow \text{rb} \\ \Rightarrow $	spill code	r1 r1 r1 r4 r4 r6 r6	r2 r2 r2 r5 r5 r7 r8	r3 r3 r3 r3 r3 r3	
9	load* store	10 rb	⇒ ra ⇒ ra	spill code	<i>r1</i> r1	<i>r8</i> r8	<i>r3</i> r3	

Done.

# RUTGERS Spilling revisited

Bottom up (3 physical registers to allocate: ra, rb, rc)

					register allocation and assignment(on exit)		
	source c	ode			ra	rb	rc
1 2	loadI load	1028 ra	⇒ ra ⇒ rb	create value	r1 r1	r2	m 2
3	mult	ra, rb	⇒rc	no spill code	r1 r1	r2 r2	r3 r3
4	loadI	5	$\Rightarrow$ ra		r4	r2	r3
5	sub	ra, rb	$\Rightarrow$ rb		r4	r5	r3
6	loadI	8	$\Rightarrow$ ra		r6	r5	r3
7	mult	rb, ra	$\Rightarrow$ rb		r6	r7	r3
8	sub	rb, rc	$\Rightarrow$ rb		r6	r8	r3
	loadI	1028	$\Rightarrow$ ra	spill code	r1	r8	r3
9	store	rb	$\Rightarrow$ ra		r1	r8	r3

Rematerialization: Re-computation is cheaper than store/load to memory

## Bottom-up spilling revisited

## source code example

Should r3 or r6 be spilled before instruction x (Assume neither register value can be rematerialized)?

## Bottom-up spilling revisited

## source code example

```
add r1, r2 \Rightarrow r3 add r4, r5 \Rightarrow r6
Need to spill either r3 or r6; both used farthest in the future
        r3,r6 \Rightarrow r27
add
   Should r3 or r6 be spilled before instruction x
   (Assume neither register value can be rematerialized)?
```

What if r3 has been spilled before instruction x, but r6 has not?

## Bottom-up spilling revisited

## source code example

```
Spilling clean vs. dirty virtual
                                          registers: clean is cheaper!
add r1, r2 \Rightarrow r3 add r4, r5 \Rightarrow r6
Need to spill either r3 or r6; both used farthest in the future
        r3,r6 \Rightarrow r27
add
   Should r3 or r6 be spilled before instruction x
```

(Assume neither register value can be rematerialized)?

What if r3 has been spilled before instruction x, but r6 has not? Spilling clean register (r3) avoids storing value of dirty register (r6). Note: there is no reassignment of virtual registers; issue is whether a virtual registers has been spilled already (clean) or not!

## RUTGERS First Programming Project

- Implement and evaluate three (four?) different register allocators (two top-down, and one bottom-up)
- Not a group project! Start early! You will run into problems, and you will need time to fix them.
- May use any language supported on ilab to implement your register allocator; however, TAs only support a subset of these languages (list will be posted)
- Deliverables: (1) working code (on ilab) and (2) evaluation report; there are two separate deadlines for each part; the code is 60%, and the report is 40% of your project grade
- Look at our web site for details. **Project will come out soon**. Good luck!

## EaC Chapter 12

#### Motivation

- Instruction latency (pipelining)
  several cycles to complete instructions; instructions can be issued
  every cycle
- Instruction-level parallelism (VLIW, superscalar)
   execute multiple instructions per cycle

#### Issues

- Reorder instructions to reduce execution time
- Static schedule insert NOPs to preserve correctness
- Dynamic schedule hardware pipeline stalls
- Preserve correctness, improve performance
- Interactions with other optimizations (register allocation!)

## EaC Chapter 12

#### Motivation

- Instruction latency (pipelining)
  several cycles to complete instructions; instructions can be issued
  every cycle
- Instruction-level parallelism (VLIW, superscalar)
   execute multiple instructions per cycle

#### Issues


- Reorder instructions to reduce execution time
- Static schedule insert NOPs to preserve correctness
- Dynamic schedule hardware pipeline stalls
- Preserve correctness, improve performance
- Interactions with other optimizations (register allocation!)
- Note: After register allocation, code shape contains real, not virtual registers ==> register may be redefined

## RUTGERS Instruction Scheduling (Engineer's View)

#### The Problem

Given a code fragment for some target machine and the latencies for each individual operation, reorder the operations to minimize execution time

### The Concept



#### The task

- Produce correct code
- Minimize wasted (idle) cycles
- Scheduler operates efficiently

## Data Dependences (stmt./instr. level)

Dependences  $\Rightarrow$  defined on memory locations / registers

Statement/instruction b depends on statement/instruction a if there exists:

- true of flow dependence
   a writes a location/register that b later reads (RAW conflict)
- anti dependence
   a reads a location/register that b later writes (WAR conflict)
- output dependence
   a writes a location/register that b later writes (WAW conflict)

Dependences define ORDER CONSTRAINTS that need to be respected in order to generate correct code.

cs415, spring 18 Lecture 5 23

## RUTGERS Instruction Scheduling (The Abstract View)


To capture properties of the code, build a precedence graph G

Lecture 5

- Nodes  $n \in G$  are operations with type(n) and delay(n)
- An edge  $e = (n_1, n_2) \in G$  if  $n_2$  depends on  $n_1$

```
loadAl
                 r0,@w
                           \Rightarrow r1
a:
                 r1,r1
     add
b:
                          ⇒ r1
     loadAl
                 r0,@x \Rightarrow r2
                 r1,r2
                         ⇒ r1
d:
     mult
     loadAl
                 r0,@y \Rightarrow r3
     mult
                 r1,r3
                         ⇒ r1
                 r0,@z
     loadAl
                          ⇒ r2
g:
                 r1,r2
h:
     mult
                          ⇒ r1
     storeAl
                 r1
                           \Rightarrow r0,@w
```

**The Code** 



#### The Precedence Graph

All other dependences (output & anti) are covered, i.e., are satisfied through the dependencies shown

## More on Instruction Scheduling

Lexical Analysis

Read EaC: Chapters 2.1 - 2.5;