CS415 Homework 2, Spring 2018

Sample solution

1. Bottom-up Register Allocation

```
loadI 1024 => r0
loadI 1 \Rightarrow r1
                         // a := 1
loadI 2 \Rightarrow r2
                         // b := 2
subI r2, 4 => r3
                         // c := b - 4
                         // d := a + b
add r1, r2 \Rightarrow r4
                         // e := d + 1
addI r4, 1 => r5
                         // c * e
mult r3, r5 \Rightarrow r6
                         // f := e - (c * e)
sub r5, r6 \Rightarrow r7
                         // d + e
add r4, r5 \Rightarrow r8
add r8, r7 => r9
                         // g := (d + e) + f
add r9, r1 \Rightarrow r10
                         // h := g + a
storeAI r10 => r0, 4 // printing requires value to be in memory
outputAI r0, 4
                        // print @h = 4 , h is only value in memory
```

Live ranges, $MAX_LIVE = 4$

```
loadI 1024 => r0
loadI 1 \Rightarrow r1
                        // r1
loadI 2 \Rightarrow r2
                        // r1 r2
subI r2, 4 \Rightarrow r3
                        // r1 r2 r3
add r1, r2 \Rightarrow r4
                        // r1
                                    r3 r4
addI r4, 1 \Rightarrow r5
                        // r1
                                    r3 r4 r5
                                       r4 r5 r6
mult r3, r5 \Rightarrow r6
                      // r1
sub r5, r6 \Rightarrow r7
                        // r1
                                       r4 r5
                                                   r7 r8
add r4, r5 => r8
                        // r1
add r8, r7 \Rightarrow r9
                        // r1
                                                           r9
add r9, r1 => r10 //
                                                               r10
storeAI r10 \Rightarrow r0, 4
outputAI r0, 4
```

1.a Bottom-up(MAX_LIVE - 1 = 3)

The * marked tripel indicates the mapping of physical registers to virtual registers. For example, for three allocatable registers r1, r2, and r3, *{r3, r7, r9} means that virtual register r3 is mapped to physical register r1, virtual register r7 is mapped to physical register r9 is mapped to physical

register r9. The code listed below is just an example. There are many correct answers.

```
loadI 1024 => r0
loadI 1 \Rightarrow r1
                      // loadI 1 => r1 *{r1,(),()}
loadI 2 \Rightarrow r2
                      // loadI 2 \Rightarrow r2 *{r1,r2,()}
subI r2, 4 \Rightarrow r3
                     // subI r2, 4 => r3 *\{r1,r2,r3\}
add r1, r2 \Rightarrow r2
                     // add r1, r2 => r4 *{r1,r4,r3}
storeAI r1 => r0, 0 // spill r1(r1's life range still not over)
addI r2, 1 \Rightarrow r1
                      // \text{ addI } r4, 1 \Rightarrow r5 *\{r5,r4,r3\}
mult r3, r1 => r3 // mult r3, r5 => r6 *{r5,r4,r6}
sub r1, r3 \Rightarrow r3
                     // sub r5, r6 => r7 *\{r5,r4,r7\}
add r2, r1 \Rightarrow r2
                      // add r4, r5 => r8 *{r5,r8,r7}
add r2, r3 \Rightarrow r2
                      // add r8, r7 => r9 *{r5,r9,r7}
                          // get r1 back
loadAI r0, 0 \Rightarrow r1
                                                *\{r1,r9,r7\}
                      // add r9, r1 => r10 *{r10,r9,r7}
add r2, r1 \Rightarrow r1
storeAI r10 \Rightarrow r0, 4
outputAI r0, 4
```

1.b Bottom-up(MAX_LIVE - 2 = 2)


```
loadI 1024 => r0
loadI 1 \Rightarrow r1
                        // loadI 1 => r1
                                                 *{r1, ()}
                        // loadI 2 => r2
                                                 *{r1, r2}
loadI 2 \Rightarrow r2
storeAI r1 \Rightarrow r0,0
                                                 *spill @r1 = 0
subI r2, 4 \Rightarrow r1
                        // subI r2, 4 \Rightarrow r3 *\{r3, r2\}
store r1 \Rightarrow r0,4
                                                 * spill @r3 = 4
loadAI r0,0 \Rightarrow r1
                                                 *{r1, r2} load r1 back
add r1, r2 => r1
                        // add r1, r2 => r4 *{r4, r2}
storeAI r2 \Rightarrow r0.8
                                                 * spill @r2 = 8
addI r1, 1 => r2
                        //addI r4, 1 => r5 *{r4, r5}
storeAI r1 \Rightarrow r0, 12
                                                 * spill @r4 = 12
loadAI r0, 4 \Rightarrow r1
                                                 *{r3, r5} load r3 back
mult r1, r2 => r1
                        // mult r3, r5 => r6 *{r6, r5}
sub r2, r1 \Rightarrow r1
                        // sub r5, r6 => r7 *\{r7, r5\}
storeAI r1 => r0, 16
                                                 * spill @r7 = 16
loadAI r0, 12 \Rightarrow r1
                                                 *{r4, r5} load r4 back
add r1, r2 \Rightarrow r1
                        // add r4, r5 => r8 *{r8, r5}
loadAI r0, 16 \Rightarrow r2
                                                 *{r8, r7} load r7 back
add r1, r2 \Rightarrow r1
                        // add r8, r7 => r9 *{r9, r7}
loadAI r0, 0 \Rightarrow r2
                                                 *{r9, r1} load r1 back
add r1, r2 \Rightarrow r1
                       // add r9, r1 => r10 *{r10, r1}
storeAI r10 \Rightarrow r0, 4
outputAI r0, 4
```

2. Instruction Scheduling

Node name		Latency		
a	loadI	1024	=> r0	1
b	loadI	0	=> r1	1
c	storeAI	r1	=> r0, 0	3
d	loadI	63	=> r3	1
e	storeAI	r3	=> r0, 4	3
\mathbf{f}	loadI	5	=> r5	1
g	loadAI	r0, 0	=> r6	3
h	add	r5, r6	=> r7	1
i	storeAI	r7	=> r0, 8	3
j	loadAI	r0, 8	=> r3	3
k	loadI	9	=> r10	1
1	sub	r3, r10	=> r11	1
\mathbf{m}	storeAI	r11	=> r0, 12	3
n	loadAI	r0, 4	=> r13	3
O	loadI	3	=> r14	1
p	mult	r13, r14	=> r15	2
q	storeAI	r15	=> r0, 16	3
\mathbf{r}	loadAI	r0, 16	=> r3	3
S	loadI	7	=> r18	1
\mathbf{t}	mult	r3, r18	=> r4	2
u	storeAI	r4	=> r0, 20	3
V	loadAI	r0, 12	=> r21	3
\mathbf{w}	loadAI	r0, 20	=> r22	3
X	add	r21, r22	=> r23	1
У	storeAI	r23	=> r0, 24	3
\mathbf{z}	loadAI	r0, 24	=> r25	3
aa	storeAI	r25	=> r0, 28	3
bb	${\tt outpuAI}$	r0, 28		3

Dependency graph and path latencies

The dependency graph is as follows: True dependencies due to registers are shown as black edges, true dependencies due to memory loads/stores are shown as blue edges, and antidependencies due to registers are shown as dashed red edges.



Scheduling Result

We use three heuristics – the longest latency path (LLP), the highest single instruction latency (HL), and a custom heuristic, which we choose as the first available instruction (FA). That is, we choose to model the Ready queue as a FIFO and allocate the instruction that entered the queue earliest at each step.

Cycle - S(n)	LLP	HL	FA
0	a	a	a
1	b	b	b
2	\mathbf{c}	\mathbf{c}	d
3	d	d	\mathbf{f}
4	e	e	k
5		g	O
6	g f	g f	\mathbf{S}
7	\mathbf{n}	n	\mathbf{c}
8	h	h	e
9	i	i	-
10	O	k	g
11	p	O	n
12	j	j	-
13	\mathbf{q}	p	h
14	k	\mathbf{S}	i
15	1	q	p
16	\mathbf{r}	1	
17	\mathbf{s}	\mathbf{m}	- j
18	\mathbf{m}	\mathbf{r}	q
19	\mathbf{t}	-	-
20	-	v	1
21	u	\mathbf{t}	\mathbf{m}
22	\mathbf{v}	-	r
23	-	u	-
24	w	-	v
25	-	-	\mathbf{t}
26	-	W	-
27	X	-	u
28	У	-	-
29	-	X	-
30	-	У	W
31	\mathbf{Z}	-	-
32	-	-	-
33	-	\mathbf{Z}	X
34	aa	-	У
35	-	-	-
36	-	aa	-
37	bb	-	\mathbf{Z}
38	-	-	-
39	-	bb	-
40	-	-	aa
41	-	-	-
42	-	-	-
43	-	-	bb
44	-	-	-
45	-	-	-
	6		