Evaluating the impact of the x86 hardware memory ordering on the Apple M1 processor

Marcel Faltus

Advisor: Dr. Redha Gouicem

Chair of Decentralized Systems Engineering

https://dse.in.tum.de/



Motivation: Rise of ARM



Rise of ARM

- AWS Graviton
- Tau T2A
- Chromebooks
- Mac M1







Motivation: Research context



Rise of ARM

- AWS Graviton
- Tau T2A
- Chromebooks
- Mac M1

Incompatibility with existing x86 Applications

Solution:

- Emulation of x86-Programs on ARM

Background-topic



Problems with x86 on ARM

1. "if" fails

x86 2. "if" fails

3. "assert" successful

Thread 1

X = 1

Y = 1

3.


Thread 2

X = Y = 0

Background-topic



Problems with x86 on ARM



Thread 1 Thread 2 if Y == 1: assert(X == 1)

X = Y = 0

x86's memory order is shortened to Total Store Order (TSO) from now on

ARM introduces new behaviours

Research gap



- QEMU x86 on ARM+macOS:
 - not fully supported
 - incorrect memory fences¹
 - no user mode emulation

- Rosetta 2
 - no full system emulation
 - in hardware memory fences (TSO)

Are hardware fences faster than software fences?

¹ Redha Gouicem, Dennis Sprokholt, Jasper Ruehl, Rodrigo C. O. Rocha, Tom Spink, Soham Chakraborty, Pramod Bhatotia. <u>Risotto: A Dynamic Binary Translator for Weak Memory Model Architectures</u>. *ASPLOS* 2023.



Design

How can we test this?

Design: How can we test this?



Comparison between software fences and hardware TSO needed

2 Choices:

- 1. Rosetta 2 (impossible)
- 2. QEMU

Add support for hardware TSO in QEMU



Implementation

How to enable hardware TSO for QEMU?


Implementation: Enabling hardware TSO for QEMU



- 1. Find a way to enable hardware TSO for QEMU
- 2. Disable memory fences in QEMU

Implementation: Enabling hardware TSO






TSOEnabler works per thread.

⇒ Every vCPU thread must enable hardware TSO

Implementation: Disabling memory fences



Disable memory fence generation



can be used for optimizations at compile time


can be toggled at runtime (e.g. program argument)

Why not test both?

Implementation: Generated instructions comparison



HW Fences SW Fences



Evaluation



Does the TSOEnabler work as expected?

- Is TSO enforced on ARM?
- Sanity check with micro benchmark


How big is the performance impact of HW TSO?

- Comparison of software vs hardware fences
- PARSEC Benchmark Suite¹

Evaluation: Does TSOEnabler work as expected?




TSO test program



Evaluation: Does TSOEnabler work as expected?



TSO test program



Count iterations over the whole array

Evaluation: Does TSOEnabler work as expected?



Experimental setup:

- Mac M1 8 Core CPU (3.2 GHz, 4 Performance, 4 Efficiency)
- AMD Ryzen 7 3800X 8 Core CPU (4.5 GHz, 16 Threads)

TSO test program until crash

	Max iterations	repeated ~17k times
ARM	≤1,600	
ARM + HW TSO	>10,000,000 - no reorder	Stopped after
x86 AMD	>80,000,000 - no reorder	15 mins

TSO Enabler works 🗸

Evaluation: Performance impact of hardware TSO



Experimental setup:

- Mac M1 8 Core CPU (3.2 GHz, 4 Performance, 4 Efficiency), 16 GB RAM
- PARSEC Benchmark Suite
- Arch Linux guest

List of builds

2 different version for each build:

- SW Fences (Standard QEMU)
- HW Fences (usage of TSO)
- No Fences (incorrect)



- "compile time"

 QEMU build time
- "run time"


 QEMU run time

Baseline: SW Fences (Standard QEMU) compile time

Evaluation: Performance impact of hardware TSO



QEMU resources: 4 CPUs; 1 GB RAM




<u>HW Fences</u> ≈ <u>No Fences</u> ⇒ HW TSO is cheap!

Evaluation: Performance impact of hardware TSO



QEMU resources: 4 CPUs; 1 GB RAM



Runtime variants ≠ Compile time variants?

Investigation


- QEMU argument differences? No
- Benchmarking differences? No
- QEMU binaries swapped? Sadly not
- Thermal throttling? Nope
- Not using Performance Cores? Also no
- Background tasks? No
- CPU Feature (e.g. caching)? No

```
root@archlinux:/test/ √ > ./run_benchmarks.sh
Please enter a prefix for the results: No Fences
Benchmark iterations [20]:
Benchmark threads [4]:
Dataset [simlarge]:
```



```
Fence type: none, const: no
TSO support: no
```


```
Fence type: hardware, const: yes
TSO support: yes
Additional Info(m/v): d/d (x86: d) Called tso_enable on thread 1272e9b1 with result 0
Called tso_enable on thread 118069b1 with result 0
Called tso_enable on thread 118069b1 with result 0
Called tso_enable on thread 1198a9b1 with result 0
```



Ongoing Investigations

Impact between runs?

- 1 hour wait between runs
- one time 2 hour wait before a run



Ongoing Investigations




Impact between runs?

- 1 hour wait between runs
- one time 2 hour wait before a run

run with cpu monitoring

Other options:

- Performance Profiler
- Different Mac M1



Summary



QEMU SW fences slow + incorrect

- Complex implementation
- performance on the slow end

QEMU + HW TSO:

- CPU responsible for memory order
- Simple implementation

BUT:

Performance benefit is unknown!

Try it out!

https://github.com/fdevx/qemu


Backup

Evaluation: Performance impact of hardware CPU the Codes



• 4 GB RAM PARSEC preset: "simlarge"

run times of the PARSEC benchmark suite



Everything is slow?

Generated instructions comparison



guest addr 0x0000000000efc9a		guest addr 0x000000000efc9a			guest addr 0x000000000efc9a				
0x280006058:	91005295	add x21, x20, #0x14 (20)	0x2800060 <mark>5</mark> 8:	91005295	add x21, x20, #0x14 (20)	→ ← 0>	(2800060 <mark>e</mark> 8:	91005295	add x21, x20, #0x14 (20)
0x28000605c:	2a1503f5	mov w21, w21	0x2800060 <mark>5</mark> c:	2a1503f5	mov w21, w21	0)	(2800060 <mark>e</mark> c:	2a1503f5	mov w21, w21
0x280006060:	a97e0660	ldp x0, x1, [x19, #-32]	0x2800060 <mark>60</mark> :	a97e0660	ldp x0, x1, [x19, #-32]	0>	(2800060f0:	d50339bf	dmb ishld —
0x280006064:	8a551c00	and x0, x0, x21, lsr #7	0x2800060 <mark>64</mark> :	8a551c00	and x0, x0, x21, lsr #7	0>	2800060f4:	a97e0660	ldp x0, x1, [x19, #-32]
0x280006068:	8b000021	add x1, x1, x0	0x2800060 <mark>68</mark> :	8b000021	add x1, x1, x0	0>	(2800060 <mark>f8</mark> :	8a551c00	and x0, x0, x21, lsr #7
0x28000606c:	f9400020	ldr x0, [x1]	0x280006 <mark>06c</mark> :	f9400020	ldr x0, [x1]	0)	(2800060fc:	8b000021	add x1, x1, x0
0x280006070:	f9400c21	ldr x1, [x1, #24]	0x280006 <mark>070</mark> :	f9400c21	ldr x1, [x1, #24]	0>	<280006 <mark>100</mark> :	f9400020	ldr x0, [x1]
0x280006074:	91000ea3	add x3, x21, #0x3 (3)	0x280006 <mark>074</mark> :	91000ea3	add x3, x21, #0x3 (3)	0>	<280006 <mark>104</mark> :	f9400c21	ldr x1, [x1, #24]
0x280006078:	9274cc63	and x3, x3, #0xffffffffffff000	0x280006 <mark>078</mark> :	9274cc63	and x3, x3, #0xffffffffffff000	0>	<280006 <mark>108</mark> :	91000ea3	add x3, x21, #0x3 (3)
0x28000607c:	eb03001f	cmp x0, x3	0x280006 <mark>07c</mark> :	eb03001f	cmp x0, x3	0)	(280006 <mark>10c</mark> :	9274cc63	and x3, x3, #0xfffffffffffff000
0x280006080:	54000b01	b.ne #+0x160 (addr 0x2800061e0)	0x280006 <mark>080</mark> :	54000b01	b.ne #+0x160 (addr 0x2800061e0)	0>	<280006 <mark>110</mark> :	eb03001f	cmp x0, x3
0x280006084:	b8756835	ldr w21, [x1, x21]	0x280006 <mark>084</mark> :	b8756835	ldr w21, [x1, x21]	0>	<280006114:	54000b61	b.ne #+0x16c (addr 0x280006280)
0x280006088:	f9000275	str x21, [x19]	0x280006 <mark>088</mark> :	f9000275	str x21, [x19]	0>	<280006 <mark>118</mark> :	b8756835	ldr w21, [x1, x21]
						0)	(28000611c:	f9000275	str x21, [x19]