

# Evaluation of Data-Intensive Accelerated Functions in Computational Storage Devices

Jiong Liu

Advisor: Charalampos Mainas, Atsushi Koshiba


Chair of Distributed Systems and Operating Systems


<https://dse.in.tum.de/>



- **CPU resources:** limited and precise
- **Computational storage devices:** suitable and near data
- Idea: unload data-intensive tasks to computational storage devices

- Rare appropriate abstraction
- Hardware knowledge necessary -> difficult and long learning curve





Add an abstraction between user and device

## System design goals:

- High level
- Performance

## System target:

Xilinx Zynq UltraScale+ MPSoC  
ZCU106 Evaluation Board

# Outline


● — Introduction

- Background
  - Vitis
- Design
- Implementation
- Evaluation

- Unified Platform for Xilinx Devices
- shares a similar design- and workflow

## Vitis Accelerated Library

- sample code for different areas
- Security & Data Compression




(<https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html>)

# Outline




- ~~Introduction~~
- ~~Background~~
- Design
  - System Overview
  - Design Details
- Implementation
- Evaluation

# System overview





# Design detail: Data Compression Library




# Outline

- — Introduction
- — Background
- — Design
- Implementation
- Evaluation


## Vitis Execution Model

### o. Buffers allocation and virtual mapping




## Vitis Execution Model

### o. Buffers allocation and virtual mapping




## Vitis Execution Model

### 1. Migration of data to hardware




## Vitis Execution Model

### 2. Kernel execution



## Vitis Execution Model

### 3. Migration of data back from hardware



# Outline


- ~~Motivation~~
- ~~Background~~
- ~~Design~~
- ~~Implementation~~
- Evaluation



- Test setup:
  - Intel Xeon Gold 6238R CPU (2.20 GHz, 24 cores)
  - Target Board not available -> Xilinx Alevo U50
- Benchmarks:
  - Security: OpenSSL
  - Data Compression: Linux Utility

# Evaluation: Security Library


Cfb128 32 GiB



# Evaluation: Security Library

↑ 29%


Cfb128 32 GiB



# Evaluation: Security Library


↓ 48%

Cfb128 32 GiB



# Evaluation: Data Compression Library

## Gzip



compression: ↓ 95%

decompression: ↓ 85%

- Some hardware-accelerated data-intensive functions are ported
- high level abstraction
- acceptable performance, sometimes better

## **Future Work:**

- Evaluation on the target board is still necessary

**Try it out!**

<https://github.com/Ljiong201108/bsc-project.git>

# Backup

## **L3 Host**

- Execution of hardware encryption and decryption
- Interaction with hardware

## **L4 Application**

- Initialization of current data block processing
- post-processing




## Data Block Analyzer(only for decompression)

- Analyse the given data block
- Delete the meta-data

## Kernel Executor

- Executes the hardware compression /  
decompression




# Evaluation: Security Library Overview




- AES
- 4 GiB & 32 GiB

# Evaluation: Security Library (Block dependent)


Cbc 4 GiB




Cbc 32 GiB



Cfb128 4 GiB



Cfb128 32 GiB




# Evaluation: Security Library (Block dependent)




↑ 35%

Cbc 4 GiB




Cbc 32 GiB




↑ 29%

Cfb128 4 GiB




Cfb128 32 GiB




# Evaluation: Security Library (Block dependent)


Cbc 4 GiB




Cbc 32 GiB



Cfb128 4 GiB




Cfb128 32 GiB




# Evaluation: Security Library (Block Independent)


Ecb 4 GiB




Ecb 32 GiB



Ctr 4 GiB




Ctr 32 GiB




# Evaluation: Security Library (Block Independent)


Ecb 4 GiB




Ecb 32 GiB



Ctr 4 GiB



Ctr 32 GiB



# Evaluation: Data Compression Library Overview



- Gzip & Lz4 & Snappy & Zstd
- 1 GiB to 32 GiB




# Evaluation: Data Compression Library

compression: ↓ 59%


decompression: ↓ 41%

Lz4




# Evaluation: Data Compression Library

## Snappy




# Evaluation: Data Compression Library

Zstd



## Zstd: Further Investigation


- 99% FPGA time
- Hardware optimization necessary



# Implementation

- Software part follows the design guideline
- Security: straight-forward single thread
- Data Compression: multi-threading -> synchronization
- **Key Point:** Interaction with Hardware follows Vitis Execution Model

# Vitis Communication



# Vitis Compilation

